From mboxrd@z Thu Jan  1 00:00:00 1970
From: =?UTF-8?q?Jos=C3=A9=20Roberto=20de=20Souza?= <jose.souza@intel.com>
Subject: [PATCH v2 09/10] drm/i915/psr: Set DPCD PSR2 enable bit when needed
Date: Mon, 26 Mar 2018 18:06:33 -0700
Message-ID: <20180327010634.15917-9-jose.souza@intel.com>
References: <20180327010634.15917-1-jose.souza@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
In-Reply-To: <20180327010634.15917-1-jose.souza@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: =?UTF-8?q?Jos=C3=A9=20Roberto=20de=20Souza?= <jose.souza@intel.com>, dri-devel@lists.freedesktop.org, Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
List-Id: dri-devel@lists.freedesktop.org

SW4gdGhlIDIgZURQMS40YSBwYW5uZWxzIHRlc3RlZCBzZXQgb3Igbm90IHNldCBiaXQgaGF2ZSBu
byBlZmZlY3QKYnV0IGlzIGJldHRlciBzZXQgaXQgYW5kIGNvbXBseSB3aXRoIHNwZWNpZmljYXRp
b24uCgpTaWduZWQtb2ZmLWJ5OiBKb3PDqSBSb2JlcnRvIGRlIFNvdXphIDxqb3NlLnNvdXphQGlu
dGVsLmNvbT4KQ2M6IERoaW5ha2FyYW4gUGFuZGl5YW4gPGRoaW5ha2FyYW4ucGFuZGl5YW5AaW50
ZWwuY29tPgpSZXZpZXdlZC1ieTogUm9kcmlnbyBWaXZpIDxyb2RyaWdvLnZpdmlAaW50ZWwuY29t
PgotLS0KIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Bzci5jIHwgMTEgKysrKysrLS0tLS0K
IDEgZmlsZSBjaGFuZ2VkLCA2IGluc2VydGlvbnMoKyksIDUgZGVsZXRpb25zKC0pCgpkaWZmIC0t
Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfcHNyLmMgYi9kcml2ZXJzL2dwdS9kcm0v
aTkxNS9pbnRlbF9wc3IuYwppbmRleCBkMDc5Y2YwYjAzNGMuLjJkNTNmNzM5OGE2ZCAxMDA2NDQK
LS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfcHNyLmMKKysrIGIvZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaW50ZWxfcHNyLmMKQEAgLTI3OCwxOCArMjc4LDE5IEBAIHN0YXRpYyB2b2lkIGhz
d19wc3JfZW5hYmxlX3Npbmsoc3RydWN0IGludGVsX2RwICppbnRlbF9kcCkKIAlzdHJ1Y3QgaW50
ZWxfZGlnaXRhbF9wb3J0ICpkaWdfcG9ydCA9IGRwX3RvX2RpZ19wb3J0KGludGVsX2RwKTsKIAlz
dHJ1Y3QgZHJtX2RldmljZSAqZGV2ID0gZGlnX3BvcnQtPmJhc2UuYmFzZS5kZXY7CiAJc3RydWN0
IGRybV9pOTE1X3ByaXZhdGUgKmRldl9wcml2ID0gdG9faTkxNShkZXYpOworCXU4IGRwY2RfdmFs
ID0gRFBfUFNSX0VOQUJMRTsKIAogCS8qIEVuYWJsZSBBTFBNIGF0IHNpbmsgZm9yIHBzcjIgKi8K
IAlpZiAoZGV2X3ByaXYtPnBzci5wc3IyX2VuYWJsZWQgJiYgZGV2X3ByaXYtPnBzci5hbHBtKQog
CQlkcm1fZHBfZHBjZF93cml0ZWIoJmludGVsX2RwLT5hdXgsCiAJCQkJRFBfUkVDRUlWRVJfQUxQ
TV9DT05GSUcsCiAJCQkJRFBfQUxQTV9FTkFCTEUpOworCisJaWYgKGRldl9wcml2LT5wc3IucHNy
Ml9lbmFibGVkKQorCQlkcGNkX3ZhbCB8PSBEUF9QU1JfRU5BQkxFX1BTUjI7CiAJaWYgKGRldl9w
cml2LT5wc3IubGlua19zdGFuZGJ5KQotCQlkcm1fZHBfZHBjZF93cml0ZWIoJmludGVsX2RwLT5h
dXgsIERQX1BTUl9FTl9DRkcsCi0JCQkJICAgRFBfUFNSX0VOQUJMRSB8IERQX1BTUl9NQUlOX0xJ
TktfQUNUSVZFKTsKLQllbHNlCi0JCWRybV9kcF9kcGNkX3dyaXRlYigmaW50ZWxfZHAtPmF1eCwg
RFBfUFNSX0VOX0NGRywKLQkJCQkgICBEUF9QU1JfRU5BQkxFKTsKKwkJZHBjZF92YWwgfD0gRFBf
UFNSX01BSU5fTElOS19BQ1RJVkU7CisJZHJtX2RwX2RwY2Rfd3JpdGViKCZpbnRlbF9kcC0+YXV4
LCBEUF9QU1JfRU5fQ0ZHLCBkcGNkX3ZhbCk7CiAKIAlkcm1fZHBfZHBjZF93cml0ZWIoJmludGVs
X2RwLT5hdXgsIERQX1NFVF9QT1dFUiwgRFBfU0VUX1BPV0VSX0QwKTsKIH0KLS0gCjIuMTYuMgoK
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVs
IG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlz
dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg==