From mboxrd@z Thu Jan 1 00:00:00 1970 From: Ville Syrjala Subject: [PATCH 01/12] drm/dp: Add definitons for MSA MISC bits Date: Thu, 18 Jul 2019 17:50:42 +0300 Message-ID: <20190718145053.25808-2-ville.syrjala@linux.intel.com> References: <20190718145053.25808-1-ville.syrjala@linux.intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20190718145053.25808-1-ville.syrjala@linux.intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: intel-gfx@lists.freedesktop.org Cc: dri-devel@lists.freedesktop.org List-Id: dri-devel@lists.freedesktop.org RnJvbTogVmlsbGUgU3lyasOkbMOkIDx2aWxsZS5zeXJqYWxhQGxpbnV4LmludGVsLmNvbT4KCkFk ZCBkZWZpbml0aW9ucyBmb3IgdGhlIE1TQSAoTWFpbiBTdHJlYW0gQXR0cmlidXRlKSBNSVNDIGJp dHMuIE9uCnNvbWUgaGFyZHdhcmUgeW91IGNhbiBwcm9ncmFtIHRoZXNlIGRpcmVjdGx5IGludG8g YSByZWdpc3Rlci4KClNpZ25lZC1vZmYtYnk6IFZpbGxlIFN5cmrDpGzDpCA8dmlsbGUuc3lyamFs YUBsaW51eC5pbnRlbC5jb20+Ci0tLQogaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oIHwgNDIg KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKwogMSBmaWxlIGNoYW5nZWQsIDQy IGluc2VydGlvbnMoKykKCmRpZmYgLS1naXQgYS9pbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmgg Yi9pbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmgKaW5kZXggMzk3ODk2YjViMjFhLi5kM2Y0Mjk3 OTVmZWEgMTAwNjQ0Ci0tLSBhL2luY2x1ZGUvZHJtL2RybV9kcF9oZWxwZXIuaAorKysgYi9pbmNs dWRlL2RybS9kcm1fZHBfaGVscGVyLmgKQEAgLTQyLDYgKzQyLDQ4IEBACiAgKiAxLjIgZm9ybWFs bHkgaW5jbHVkZXMgYm90aCBlRFAgYW5kIERQSSBkZWZpbml0aW9ucy4KICAqLwogCisvKiBNU0Eg KE1haW4gU3RyZWFtIEF0dHJpYnV0ZSkgTUlTQyBiaXRzIChhcyBNSVNDMTw8OHxNSVNDMCkgKi8K KyNkZWZpbmUgRFBfTVNBX01JU0NfU1lOQ19DTE9DSwkJCSgxIDw8IDApCisjZGVmaW5lIERQX01T QV9NSVNDX0lOVEVSTEFDRV9WVE9UQUxfRVZFTgkoMSA8PCA4KQorI2RlZmluZSBEUF9NU0FfTUlT Q19TVEVSRU9fTk9fM0QJCSgwIDw8IDkpCisjZGVmaW5lIERQX01TQV9NSVNDX1NURVJFT19QUk9H X1JJR0hUX0VZRQkoMSA8PCA5KQorI2RlZmluZSBEUF9NU0FfTUlTQ19TVEVSRU9fUFJPR19MRUZU X0VZRQkoMyA8PCA5KQorLyogYml0cyBwZXIgY29tcG9uZW50IGZvciBub24tUkFXICovCisjZGVm aW5lIERQX01TQV9NSVNDXzZfQlBDCQkJKDAgPDwgNSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfOF9C UEMJCQkoMSA8PCA1KQorI2RlZmluZSBEUF9NU0FfTUlTQ18xMF9CUEMJCQkoMiA8PCA1KQorI2Rl ZmluZSBEUF9NU0FfTUlTQ18xMl9CUEMJCQkoMyA8PCA1KQorI2RlZmluZSBEUF9NU0FfTUlTQ18x Nl9CUEMJCQkoNCA8PCA1KQorLyogYml0cyBwZXIgY29tcG9uZW50IGZvciBSQVcgKi8KKyNkZWZp bmUgRFBfTVNBX01JU0NfUkFXXzZfQlBDCQkJKDEgPDwgNSkKKyNkZWZpbmUgRFBfTVNBX01JU0Nf UkFXXzdfQlBDCQkJKDIgPDwgNSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfUkFXXzhfQlBDCQkJKDMg PDwgNSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfUkFXXzEwX0JQQwkJCSg0IDw8IDUpCisjZGVmaW5l IERQX01TQV9NSVNDX1JBV18xMl9CUEMJCQkoNSA8PCA1KQorI2RlZmluZSBEUF9NU0FfTUlTQ19S QVdfMTRfQlBDCQkJKDYgPDwgNSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfUkFXXzE2X0JQQwkJCSg3 IDw8IDUpCisvKiBwaXhlbCBlbmNvZGluZy9jb2xvcmltZXRyeSBmb3JtYXQgKi8KKyNkZWZpbmUg X0RQX01TQV9NSVNDX0NPTE9SKG1pc2MxXzcsIG1pc2MwXzIxLCBtaXNjMF8zLCBtaXNjMF80KSBc CisJKChtaXNjMV83KSA8PCAxNSB8IChtaXNjMF80KSA8PCA0IHwgKG1pc2MwXzMpIDw8IDMgfCAo KG1pc2MwXzIxKSA8PCAxKSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfQ09MT1JfUkdCCQkJX0RQX01T QV9NSVNDX0NPTE9SKDAsIDAsIDAsIDApCisjZGVmaW5lIERQX01TQV9NSVNDX0NPTE9SX0NFQV9S R0IJCV9EUF9NU0FfTUlTQ19DT0xPUigwLCAwLCAxLCAwKQorI2RlZmluZSBEUF9NU0FfTUlTQ19D T0xPUl9SR0JfV0lERV9GSVhFRAlfRFBfTVNBX01JU0NfQ09MT1IoMCwgMywgMCwgMCkKKyNkZWZp bmUgRFBfTVNBX01JU0NfQ09MT1JfUkdCX1dJREVfRkxPQVQJX0RQX01TQV9NSVNDX0NPTE9SKDAs IDMsIDAsIDEpCisjZGVmaW5lIERQX01TQV9NSVNDX0NPTE9SX1lfT05MWQkJX0RQX01TQV9NSVND X0NPTE9SKDEsIDAsIDAsIDApCisjZGVmaW5lIERQX01TQV9NSVNDX0NPTE9SX1JBVwkJCV9EUF9N U0FfTUlTQ19DT0xPUigxLCAxLCAwLCAwKQorI2RlZmluZSBEUF9NU0FfTUlTQ19DT0xPUl9ZQ0JD Ul80MjJfQlQ2MDEJX0RQX01TQV9NSVNDX0NPTE9SKDAsIDEsIDEsIDApCisjZGVmaW5lIERQX01T QV9NSVNDX0NPTE9SX1lDQkNSXzQyMl9CVDcwOQlfRFBfTVNBX01JU0NfQ09MT1IoMCwgMSwgMSwg MSkKKyNkZWZpbmUgRFBfTVNBX01JU0NfQ09MT1JfWUNCQ1JfNDQ0X0JUNjAxCV9EUF9NU0FfTUlT Q19DT0xPUigwLCAyLCAxLCAwKQorI2RlZmluZSBEUF9NU0FfTUlTQ19DT0xPUl9ZQ0JDUl80NDRf QlQ3MDkJX0RQX01TQV9NSVNDX0NPTE9SKDAsIDIsIDEsIDEpCisjZGVmaW5lIERQX01TQV9NSVND X0NPTE9SX1hWWUNDXzQyMl9CVDYwMQlfRFBfTVNBX01JU0NfQ09MT1IoMCwgMSwgMCwgMCkKKyNk ZWZpbmUgRFBfTVNBX01JU0NfQ09MT1JfWFZZQ0NfNDIyX0JUNzA5CV9EUF9NU0FfTUlTQ19DT0xP UigwLCAxLCAwLCAxKQorI2RlZmluZSBEUF9NU0FfTUlTQ19DT0xPUl9YVllDQ180NDRfQlQ2MDEJ X0RQX01TQV9NSVNDX0NPTE9SKDAsIDIsIDAsIDApCisjZGVmaW5lIERQX01TQV9NSVNDX0NPTE9S X1hWWUNDXzQ0NF9CVDcwOQlfRFBfTVNBX01JU0NfQ09MT1IoMCwgMiwgMCwgMSkKKyNkZWZpbmUg RFBfTVNBX01JU0NfQ09MT1JfT1BSR0IJCQlfRFBfTVNBX01JU0NfQ09MT1IoMCwgMCwgMSwgMSkK KyNkZWZpbmUgRFBfTVNBX01JU0NfQ09MT1JfRENJX1AzCQlfRFBfTVNBX01JU0NfQ09MT1IoMCwg MywgMSwgMCkKKyNkZWZpbmUgRFBfTVNBX01JU0NfQ09MT1JfQ09MT1JfUFJPRklMRQkJX0RQX01T QV9NSVNDX0NPTE9SKDAsIDMsIDEsIDEpCisjZGVmaW5lIERQX01TQV9NSVNDX0NPTE9SX1ZTQ19T RFAJCSgxIDw8IDE0KQorCiAjZGVmaW5lIERQX0FVWF9NQVhfUEFZTE9BRF9CWVRFUwkxNgogCiAj ZGVmaW5lIERQX0FVWF9JMkNfV1JJVEUJCTB4MAotLSAKMi4yMS4wCgpfX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRy aS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5v cmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWw=