From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.5 required=3.0 tests=INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D0045C54E8F for ; Mon, 11 May 2020 22:47:51 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id AF31D20752 for ; Mon, 11 May 2020 22:47:51 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AF31D20752 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 17F786E5CE; Mon, 11 May 2020 22:47:51 +0000 (UTC) Received: from mail-ot1-f68.google.com (mail-ot1-f68.google.com [209.85.210.68]) by gabe.freedesktop.org (Postfix) with ESMTPS id 99B996E5CE for ; Mon, 11 May 2020 22:47:49 +0000 (UTC) Received: by mail-ot1-f68.google.com with SMTP id 72so9010647otu.1 for ; Mon, 11 May 2020 15:47:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=FBCSWYQOACSW+NmV5Hv5SV07fxhPe1QJYaBtFG5Lk6o=; b=aIcu2JNUA4N8hH52d2bV9Idku5n0bJ8D9bD42dB8lVttfjFVfynvRQ5FkU26xo5/tZ Ph2Njy9wpVqyZAkj/OLf7yyJQcVIrRoCTMXvPhP3sJIig8rpk0GbpAf9qaVMjDbTQZxb 63kD9GnTvafc3rgnuMhT33uP5g+D7AI/H3cLXtL5eGYlaaXD6QuIt5OdIViIFwenIL4+ I3psvWGbsIWeTf5qW9H/cfyrp9Ih0uf4mgQOIJ67OYcondRouYc1W+0Zi1QGJAZC++Dx gtA/9h7yRqfnbbWsoHykMIpeuEdFJzv1xH0OcDTnCgU/Zk9uF9P5xK/hMj8tdwct0bLA j7vg== X-Gm-Message-State: AGi0PuahiKVSxjuC+kO1sObZvaG59cZXrEnQZarvnU5wBkhxgkad9BEY EqPO3MShwxmBNeZkSH+W0A== X-Google-Smtp-Source: APiQypL4PYdJeBWPhWWPxR3FdrQJgI8lMTdi7bTlT0Jg8FJD1NabXquhyKLcISJV9QlkiKoQlJ6zUQ== X-Received: by 2002:a05:6830:1d0:: with SMTP id r16mr15655881ota.4.1589237268644; Mon, 11 May 2020 15:47:48 -0700 (PDT) Received: from rob-hp-laptop (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id y10sm3170211ooq.2.2020.05.11.15.47.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 May 2020 15:47:48 -0700 (PDT) Received: (nullmailer pid 24853 invoked by uid 1000); Mon, 11 May 2020 22:47:47 -0000 Date: Mon, 11 May 2020 17:47:47 -0500 From: Rob Herring To: Paul Cercueil Subject: Re: [PATCH 3/8] dt-bindings: pinctrl: Convert ingenic, pinctrl.txt to YAML Message-ID: <20200511224747.GA19685@bogus> References: <20200426185856.38826-1-paul@crapouillou.net> <20200426185856.38826-3-paul@crapouillou.net> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200426185856.38826-3-paul@crapouillou.net> User-Agent: Mutt/1.10.1 (2018-07-13) X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, =?utf-8?B?5ZGo55Cw5p2w?= , linux-gpio@vger.kernel.org, od@zcrc.me, linux-mtd@lists.infradead.org, linux-i2c@vger.kernel.org, linux-serial@vger.kernel.org, linux-mips@vger.kernel.org, linux-clk@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" On Sun, Apr 26, 2020 at 08:58:51PM +0200, Paul Cercueil wrote: > Convert the ingenic,pinctrl.txt doc file to ingenic,pinctrl.yaml. > > In the process, some compatible strings now require a fallback, as the > corresponding SoCs are pin-compatible with their fallback variant. > > Signed-off-by: Paul Cercueil > --- > .../bindings/pinctrl/ingenic,pinctrl.txt | 81 ---------- > .../bindings/pinctrl/ingenic,pinctrl.yaml | 138 ++++++++++++++++++ > 2 files changed, 138 insertions(+), 81 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/pinctrl/ingenic,pinctrl.txt > create mode 100644 Documentation/devicetree/bindings/pinctrl/ingenic,pinctrl.yaml > diff --git a/Documentation/devicetree/bindings/pinctrl/ingenic,pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/ingenic,pinctrl.yaml > new file mode 100644 > index 000000000000..adf462cc2737 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pinctrl/ingenic,pinctrl.yaml > @@ -0,0 +1,138 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pinctrl/ingenic,pinctrl.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Ingenic SoCs pin controller devicetree bindings > + > +description: > > + Please refer to pinctrl-bindings.txt in this directory for details of the > + common pinctrl bindings used by client devices, including the meaning of the > + phrase "pin configuration node". > + > + For the Ingenic SoCs, pin control is tightly bound with GPIO ports. All pins > + may be used as GPIOs, multiplexed device functions are configured within the > + GPIO port configuration registers and it is typical to refer to pins using the > + naming scheme "PxN" where x is a character identifying the GPIO port with > + which the pin is associated and N is an integer from 0 to 31 identifying the > + pin within that GPIO port. For example PA0 is the first pin in GPIO port A, > + and PB31 is the last pin in GPIO port B. The JZ4740, the X1000 and the X1830 > + contains 4 GPIO ports, PA to PD, for a total of 128 pins. The JZ4760, the > + JZ4770 and the JZ4780 contains 6 GPIO ports, PA to PF, for a total of 192 > + pins. > + > +maintainers: > + - Paul Cercueil > + > +properties: > + nodename: > + pattern: "^pin-controller@[0-9a-f]+$" That would have been more consistent, but 'pinctrl@...' is the standard. > + > + compatible: > + oneOf: > + - enum: > + - ingenic,jz4740-pinctrl > + - ingenic,jz4725b-pinctrl > + - ingenic,jz4760-pinctrl > + - ingenic,jz4770-pinctrl > + - ingenic,jz4780-pinctrl > + - ingenic,x1000-pinctrl > + - ingenic,x1500-pinctrl > + - ingenic,x1830-pinctrl > + - items: > + - const: ingenic,jz4760b-pinctrl > + - const: ingenic,jz4760-pinctrl > + - items: > + - const: ingenic,x1000e-pinctrl > + - const: ingenic,x1000-pinctrl > + > + reg: > + maxItems: 1 > + > + "#address-cells": > + const: 1 > + > + "#size-cells": > + const: 0 > + > +patternProperties: > + "^gpio@[0-9]$": > + type: object > + properties: > + compatible: > + enum: > + - ingenic,jz4740-gpio > + - ingenic,jz4725b-gpio > + - ingenic,jz4760-gpio > + - ingenic,jz4770-gpio > + - ingenic,jz4780-gpio > + - ingenic,x1000-gpio > + - ingenic,x1500-gpio > + - ingenic,x1830-gpio > + > + reg: > + items: > + - description: The GPIO bank number > + > + gpio-controller: true > + > + "#gpio-cells": > + const: 2 > + > + gpio-ranges: > + maxItems: 1 > + > + interrupt-controller: true > + > + "#interrupt-cells": > + const: 2 > + description: > + Refer to ../interrupt-controller/interrupts.txt for more details. > + > + interrupts: > + maxItems: 1 > + > + required: > + - compatible > + - reg > + - gpio-controller > + - "#gpio-cells" > + - interrupts > + - interrupt-controller > + - "#interrupt-cells" > + > + additionalProperties: false > + > +required: > + - compatible > + - reg > + - "#address-cells" > + - "#size-cells" > + > +additionalProperties: false > + > +examples: > + - | > + pin-controller@10010000 { > + compatible = "ingenic,jz4770-pinctrl"; > + reg = <0x10010000 0x600>; > + > + #address-cells = <1>; > + #size-cells = <0>; > + > + gpio@0 { > + compatible = "ingenic,jz4770-gpio"; > + reg = <0>; > + > + gpio-controller; > + gpio-ranges = <&pinctrl 0 0 32>; > + #gpio-cells = <2>; > + > + interrupt-controller; > + #interrupt-cells = <2>; > + > + interrupt-parent = <&intc>; > + interrupts = <17>; > + }; > + }; What about pinctrl child nodes? > -- > 2.26.2 > _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel