From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E9F02CAC5BB for ; Wed, 8 Oct 2025 07:31:17 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 57AE510E090; Wed, 8 Oct 2025 07:31:17 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="ajP3eU6D"; dkim-atps=neutral Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) by gabe.freedesktop.org (Postfix) with ESMTPS id D6B4910E090 for ; Wed, 8 Oct 2025 07:31:15 +0000 (UTC) Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-57a292a3a4bso2398124e87.3 for ; Wed, 08 Oct 2025 00:31:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1759908674; x=1760513474; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=KNXl+BMvGcWHYm5AdqooMALHOD7RIbmzWkhPJvrl09U=; b=ajP3eU6DiE3u7dnUBG6A3jSsW5vN28FnPsVSFS+iI/OKeEsRiirm4HmI5c79+7azmn vP/zZvhcB5a2wug9z3YwROqkl0BkCaLObzvtdgBBrchVMyQWb/Rpg/XQwg9tSwN3j/PN /1IhYaWMU83CU+C7N/vo9fbcmpjp7WByoYLPNBubaQM2IpkC+DZHgrCgKbaT/a0KCeSq zYts3gUMQUYqgjkIvJoPiY2opPnMWK8CzPUqN6/m/Rho/tMM2kSN+zGb3nXLtpR/PxmA 5ioS3tEx2ZkvnzC1xToM5Gy6ufaRa7RpBgZUuW3IByuPSstDx9YMO3m5ZkN3mhx7Bfbn 8Chg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759908674; x=1760513474; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=KNXl+BMvGcWHYm5AdqooMALHOD7RIbmzWkhPJvrl09U=; b=s2/cY9+Dgfnb9VFXPu/0lYycV9PC0pFfafvm4LTTp0K2RAX4mo59kMHkCexrjhc3Eo +6pRk40dZYcxa+GH5HDqVl2qf2erh3eZtnOALpxyCC6ObDzIX8n6J4apinzaQtc/l8Lt E8Uw6PZ7XabtPDGcKzlCjs9VH4myL2xrO2LWI4JhCfm+a7n/hCejTA2gyRIZpfsXGG9H PVs4vTKV3iYdokAsjpM/8AxoD4fQNMJOLQTtn4s6tzbyq2BE4gM5NRSJZXni3/CA7hyA 0yrHwZZnZx+kcGQDNjoKIgtaH6+akydo24P0qA/xnWofLV3Ijz3nit6iuEUUngW6WxW6 ctuw== X-Gm-Message-State: AOJu0YyiG+9GVwVdkeVyjYn+Wf7LzsI9n7pPZJ8mrrOmKZnEVDPlfLXn oEHoJzHTC9jiPN3LUQ8tPqo9s7uEYbS//vZ8nZcFUi3eROrGjtul/Xl4 X-Gm-Gg: ASbGncv20/5yPw6awcSPOjOqPKypaP636pFm+bKhdd8LjRRHFo1kRZlxfjTveJQVmcD NeQNsuE4fOp7Bb43rQD+rOOa13iiiugI9QCTf9cg+ayOSIF5Wgh9qEOx/2Kc0vfVEPWrz+H7PB8 1v8sK14Ktl4LTiKLfrulcbyIqxu52CevXombLiUHMRaNDPoaHOirpiKXjWPc2IT6Z9S9Vt7lAia j9s6wrfT+/Ex2TnMovAer68pbDk7zov3+Yo75b6kIhvT0hYopABESouyhjvqUdrc/A+D32lsaBc h1Wyne8vxcxhDwClfCPW1Erz6m5yKKkhJzcLhIoJwaN5snlxaNcVRMqfrI5fu3de2BoWw5Y3Anc x/XHMQXBQViE8ijryoJDlYbPNo/0Na8C5TBa7715cr/wT3uO8 X-Google-Smtp-Source: AGHT+IFV3E4I3q4SCv11I4QSl5FglkY2KNmSqRcvzIhlPIX4IulY27ZI42wQ+IdYhbz62yo6igIseQ== X-Received: by 2002:a05:6512:4015:b0:57b:517c:bf19 with SMTP id 2adb3069b0e04-5906d88ec80mr672523e87.19.1759908673445; Wed, 08 Oct 2025 00:31:13 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-58b0118d22bsm6911016e87.85.2025.10.08.00.31.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Oct 2025 00:31:13 -0700 (PDT) From: Svyatoslav Ryhel To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Sowjanya Komatineni , Luca Ceresoli , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , Linus Walleij , Mauro Carvalho Chehab , Greg Kroah-Hartman , Svyatoslav Ryhel , =?UTF-8?q?Jonas=20Schw=C3=B6bel?= , Dmitry Osipenko , Charan Pedumuru , Diogo Ivo , Aaron Kling , Arnd Bergmann Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-staging@lists.linux.dev Subject: [PATCH v4 00/24] tegra-video: add CSI support for Tegra20 and Tegra30 Date: Wed, 8 Oct 2025 10:30:22 +0300 Message-ID: <20251008073046.23231-1-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Add support for MIPI CSI device found in Tegra20 and Tegra30 SoC along with a set of changes required for that. --- Changes in v2: - vi_sensor gated through csus - TEGRA30_CLK_CLK_MAX moved to clk-tegra30 - adjusted commit titles and messages - clk_register_clkdev dropped from pad clock registration - removed tegra30-vi/vip and used tegra20 fallback - added separate csi schema for tegra20-csi and tegra30-csi - fixet number of VI channels - adjusted tegra_vi_out naming - fixed yuv_input_format to main_input_format - MIPI calibration refsctored for Tegra114+ and added support for pre-Tegra114 to use CSI as a MIPI calibration device - switched ENOMEM to EBUSY - added check into tegra_channel_get_remote_csi_subdev - moved avdd-dsi-csi-supply into CSI - next_fs_sp_idx > next_fs_sp_value - removed host1x_syncpt_incr from framecounted syncpoint - csi subdev request moved before frame cycle Changes in v3: - tegra20 and tegra30 csi schema merged - removed unneeded properties and requirements from schema - improved vendor specific properties description - added tegra20 csus parent mux - improved commit descriptions - redesigned MIPI-calibration to expose less SoC related data into header - commit "staging: media: tegra-video: csi: add support for SoCs with integrated MIPI calibration" dropped as unneeded - improved tegra_channel_get_remote_device_subdev logic - avdd-dsi-csi-supply moved from vi to csi for p2597 and p3450-0000 - software syncpoint counters switched to direct reading - adjusted planar formats offset calculation Changes in v4: - removed ifdefs from tegra_mipi_driver - document Tegra132 MIPI calibration device - switched to use BIT macro in tegra114-mipi - pinctrl changes moved to a separate patch - ERESTARTSYS workaround preserved for now - tegra_mipi_add_provider replaced with devm_tegra_mipi_add_provider - reworked bytesperline and sizeimage calculaion --- Svyatoslav Ryhel (24): pinctrl: tegra20: register csus_mux clock clk: tegra: set CSUS as vi_sensor's gate for Tegra20, Tegra30 and Tegra114 dt-bindings: clock: tegra30: Add IDs for CSI pad clocks clk: tegra30: add CSI pad clock gates dt-bindings: display: tegra: document Tegra30 VI and VIP staging: media: tegra-video: expand VI and VIP support to Tegra30 staging: media: tegra-video: vi: adjust get_selection op check staging: media: tegra-video: vi: add flip controls only if no source controls are provided staging: media: tegra-video: csi: move CSI helpers to header gpu: host1x: convert MIPI to use operation function pointers dt-bindings: display: tegra: document Tegra132 MIPI calibration device staging: media: tegra-video: vi: improve logic of source requesting staging: media: tegra-video: csi: move avdd-dsi-csi-supply from VI to CSI arm64: tegra: move avdd-dsi-csi-supply into CSI node staging: media: tegra-video: tegra20: set correct maximum width and height staging: media: tegra-video: tegra20: add support for second output of VI staging: media: tegra-video: tegra20: adjust format align calculations staging: media: tegra-video: tegra20: set VI HW revision staging: media: tegra-video: tegra20: increase maximum VI clock frequency staging: media: tegra-video: tegra20: expand format support with RAW8/10 and YUV422/YUV420p 1X16 staging: media: tegra-video: tegra20: adjust luma buffer stride dt-bindings: display: tegra: document Tegra20 and Tegra30 CSI ARM: tegra: add CSI nodes for Tegra20 and Tegra30 staging: media: tegra-video: add CSI support for Tegra20 and Tegra30 .../display/tegra/nvidia,tegra114-mipi.yaml | 1 + .../display/tegra/nvidia,tegra20-csi.yaml | 135 +++ .../display/tegra/nvidia,tegra20-vi.yaml | 19 +- .../display/tegra/nvidia,tegra20-vip.yaml | 9 +- arch/arm/boot/dts/nvidia/tegra20.dtsi | 19 +- arch/arm/boot/dts/nvidia/tegra30.dtsi | 24 +- .../arm64/boot/dts/nvidia/tegra210-p2597.dtsi | 4 +- .../boot/dts/nvidia/tegra210-p3450-0000.dts | 4 +- drivers/clk/tegra/clk-tegra114.c | 7 +- drivers/clk/tegra/clk-tegra20.c | 20 +- drivers/clk/tegra/clk-tegra30.c | 21 +- drivers/gpu/drm/tegra/dsi.c | 1 + drivers/gpu/host1x/Makefile | 1 + drivers/gpu/host1x/mipi.c | 525 ++---------- drivers/gpu/host1x/tegra114-mipi.c | 483 +++++++++++ drivers/pinctrl/tegra/pinctrl-tegra20.c | 11 +- drivers/staging/media/tegra-video/Makefile | 1 + drivers/staging/media/tegra-video/csi.c | 70 +- drivers/staging/media/tegra-video/csi.h | 16 + drivers/staging/media/tegra-video/tegra20.c | 808 +++++++++++++++--- drivers/staging/media/tegra-video/vi.c | 56 +- drivers/staging/media/tegra-video/vi.h | 6 +- drivers/staging/media/tegra-video/video.c | 8 +- drivers/staging/media/tegra-video/vip.c | 4 +- include/dt-bindings/clock/tegra30-car.h | 3 +- include/linux/host1x.h | 10 - include/linux/tegra-mipi-cal.h | 57 ++ 27 files changed, 1651 insertions(+), 672 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-csi.yaml create mode 100644 drivers/gpu/host1x/tegra114-mipi.c create mode 100644 include/linux/tegra-mipi-cal.h -- 2.48.1