dri-devel Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Hans de Goede <hdegoede@redhat.com>
To: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>,
	dri-devel@lists.freedesktop.org
Subject: Re: [PATCH 0/1] drm/i915: Enable fastset by default, except on initial modeset
Date: Tue, 18 Dec 2018 17:07:34 +0100	[thread overview]
Message-ID: <43d1efb5-f3f8-211f-e7b6-8aa3cf87cdcd@redhat.com> (raw)
In-Reply-To: <20181217184324.GB54091@intel.com>

Hi,

On 17-12-18 19:43, Rodrigo Vivi wrote:
> On Mon, Dec 17, 2018 at 03:23:14PM +0100, Hans de Goede wrote:
>> Hi All,
>>
>> As discussed a while ago, I would like to see us enable fastboot by
>> default, starting with Skylake / GEN9 and newer hardware, so that we can
>> avoid an unnecessary modeset at boot and move to a truely flickerfree boot.
>>
>> During our previous discussion about this Maarten mentioned that a first
>> step would be to get this patch from him upstream. So I'm hereby
>> resubmitting it, with a small fix. Hopefully the CI will like it better
>> this time (if not we will need to investigate) and once this passes CI
>> I hope this can be reviewed quickly and we can get this upstream.
> 
> I honestly believe the first step is to make sure FBC, PSR, DRRS features > gets enabled somehow with fastboot.

That is a good point, FBC will already be enabled on a fastboot as
intel_update_crtc does:

         if (new_plane_state)
                 intel_fbc_enable(intel_crtc, pipe_config, new_plane_state);

Independent of need_modeset() returning true.

PSR indeed stays off, even if i915.enable_psr=1 is passed on the kernel
commandline. I've just completed writing a patch-set (2 patches) fixing
this. I will submit these upstream soon.

DRRS seems to be the same as PSR (I don't have hw to test) I will also
submit 2 patches building on top of the previous 2 which should fix this,
we already allow runtime enabling/disabling through i915_drrs_ctl in
debugfs, so these 2 patches should be fine.


> Maybe DSC as well?!

DSC? :

[hans@shalem linux]$ grep -r dsc  drivers/gpu/drm/i915
[hans@shalem linux]$

> Right now as I can remember FBC, PSR, and DRRS will get disabled if fastboot
> is used because we just enable those when enabling the pipe.

You're right for PSR and DRRS, as Maarten just found out FBC has the
opposite problem, we don't turn it off on a fastset when it was enabled and we
decide it should no longer be enabled.

Regards,

Hans

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2018-12-18 16:07 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-12-17 14:23 [PATCH 0/1] drm/i915: Enable fastset by default, except on initial modeset Hans de Goede
2018-12-17 14:23 ` [PATCH] " Hans de Goede
2018-12-17 14:29   ` Daniel Vetter
2018-12-17 14:34     ` Hans de Goede
2018-12-17 14:38 ` [PATCH 0/1] " Ville Syrjälä
2018-12-17 14:58   ` Hans de Goede
2018-12-17 18:43 ` Rodrigo Vivi
2018-12-18 16:07   ` Hans de Goede [this message]
2018-12-18 18:21     ` Rodrigo Vivi

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=43d1efb5-f3f8-211f-e7b6-8aa3cf87cdcd@redhat.com \
    --to=hdegoede@redhat.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=rodrigo.vivi@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox