From mboxrd@z Thu Jan  1 00:00:00 1970
From: Joonyoung Shim <jy0922.shim@samsung.com>
Subject: Re: [PATCH RESEND 2/6] drm/exynos/mixer: fix interrupt clearing
Date: Thu, 09 Jul 2015 16:47:15 +0900
Message-ID: <559E2703.9090502@samsung.com>
References: <1436423143-22027-1-git-send-email-a.hajda@samsung.com>
 <1436423143-22027-3-git-send-email-a.hajda@samsung.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from mailout3.samsung.com (mailout3.samsung.com [203.254.224.33])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 6B0BE6E422
 for <dri-devel@lists.freedesktop.org>; Thu,  9 Jul 2015 00:47:11 -0700 (PDT)
Received: from epcpsbgr2.samsung.com
 (u142.gpu120.samsung.co.kr [203.254.230.142])
 by mailout3.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0
 64bit (built May  5 2014))
 with ESMTP id <0NR701UKKMYKTJD0@mailout3.samsung.com> for
 dri-devel@lists.freedesktop.org; Thu, 09 Jul 2015 16:47:08 +0900 (KST)
In-reply-to: <1436423143-22027-3-git-send-email-a.hajda@samsung.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Andrzej Hajda <a.hajda@samsung.com>, inki.dae@samsung.com
Cc: Kyungmin Park <kyungmin.park@samsung.com>, Marek Szyprowski <m.szyprowski@samsung.com>, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, b.zolnierkie@samsung.com
List-Id: dri-devel@lists.freedesktop.org

T24gMDcvMDkvMjAxNSAwMzoyNSBQTSwgQW5kcnplaiBIYWpkYSB3cm90ZToKPiBUaGUgZHJpdmVy
IHVzZWQgaW5jb3JyZWN0IGZsYWdzIHRvIGNsZWFyIGludGVycnVwdCBzdGF0dXMuCj4gVGhlIHBh
dGNoIGZpeGVzIGl0Lgo+IAo+IFNpZ25lZC1vZmYtYnk6IEFuZHJ6ZWogSGFqZGEgPGEuaGFqZGFA
c2Ftc3VuZy5jb20+Cj4gLS0tCj4gIGRyaXZlcnMvZ3B1L2RybS9leHlub3MvZXh5bm9zX21peGVy
LmMgfCA4ICsrKy0tLS0tCj4gIDEgZmlsZSBjaGFuZ2VkLCAzIGluc2VydGlvbnMoKyksIDUgZGVs
ZXRpb25zKC0pCj4gCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9leHlub3MvZXh5bm9z
X21peGVyLmMgYi9kcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4eW5vc19taXhlci5jCj4gaW5kZXgg
Y2FlOThkYi4uMDY4NjQ4NCAxMDA2NDQKPiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4
eW5vc19taXhlci5jCj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL2V4eW5vcy9leHlub3NfbWl4ZXIu
Ywo+IEBAIC03MTgsNiArNzE4LDkgQEAgc3RhdGljIGlycXJldHVybl90IG1peGVyX2lycV9oYW5k
bGVyKGludCBpcnEsIHZvaWQgKmFyZykKPiAgCj4gIAkvKiBoYW5kbGluZyBWU1lOQyAqLwo+ICAJ
aWYgKHZhbCAmIE1YUl9JTlRfU1RBVFVTX1ZTWU5DKSB7Cj4gKwkJLyogdnN5bmMgaW50ZXJydXB0
IHVzZSBkaWZmZXJlbnQgYml0IGZvciByZWFkIGFuZCBjbGVhciAqLwo+ICsJCXZhbCB8PSBNWFJf
SU5UX0NMRUFSX1ZTWU5DOwoKTVhSX0lOVF9TVEFUVVNfVlNZTkMgYml0IG9mIE1YUl9JTlRfU1RB
VFVTIHJlZ2lzdGVyIGlzIHJlYWQtb25seSwgc28gaXQKbmVlZHMgdG8gYmUgY2xlYXIgTVhSX0lO
VF9TVEFUVVNfVlNZTkMgYml0IG9mIHZhbC4KCj4gKwo+ICAJCS8qIGludGVybGFjZSBzY2FuIG5l
ZWQgdG8gY2hlY2sgc2hhZG93IHJlZ2lzdGVyICovCj4gIAkJaWYgKGN0eC0+aW50ZXJsYWNlKSB7
Cj4gIAkJCWJhc2UgPSBtaXhlcl9yZWdfcmVhZChyZXMsIE1YUl9HUkFQSElDX0JBU0UoMCkpOwo+
IEBAIC03NDMsMTEgKzc0Niw2IEBAIHN0YXRpYyBpcnFyZXR1cm5fdCBtaXhlcl9pcnFfaGFuZGxl
cihpbnQgaXJxLCB2b2lkICphcmcpCj4gIAo+ICBvdXQ6Cj4gIAkvKiBjbGVhciBpbnRlcnJ1cHRz
ICovCj4gLQlpZiAofnZhbCAmIE1YUl9JTlRfRU5fVlNZTkMpIHsKPiAtCQkvKiB2c3luYyBpbnRl
cnJ1cHQgdXNlIGRpZmZlcmVudCBiaXQgZm9yIHJlYWQgYW5kIGNsZWFyICovCj4gLQkJdmFsICY9
IH5NWFJfSU5UX0VOX1ZTWU5DOwo+IC0JCXZhbCB8PSBNWFJfSU5UX0NMRUFSX1ZTWU5DOwo+IC0J
fQo+ICAJbWl4ZXJfcmVnX3dyaXRlKHJlcywgTVhSX0lOVF9TVEFUVVMsIHZhbCk7Cj4gIAo+ICAJ
c3Bpbl91bmxvY2soJnJlcy0+cmVnX3Nsb2NrKTsKPiAKCl9fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fCmRyaS1kZXZlbCBtYWlsaW5nIGxpc3QKZHJpLWRldmVs
QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxt
YW4vbGlzdGluZm8vZHJpLWRldmVsCg==