From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.5 required=3.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, DKIM_INVALID,DKIM_SIGNED,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,HTML_MESSAGE,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DCFA7C83012 for ; Wed, 2 Dec 2020 08:21:03 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8091022242 for ; Wed, 2 Dec 2020 08:21:03 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8091022242 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 699EB6EA38; Wed, 2 Dec 2020 08:20:05 +0000 (UTC) Received: from mail-lf1-x144.google.com (mail-lf1-x144.google.com [IPv6:2a00:1450:4864:20::144]) by gabe.freedesktop.org (Postfix) with ESMTPS id 5D0706E578 for ; Tue, 1 Dec 2020 13:56:46 +0000 (UTC) Received: by mail-lf1-x144.google.com with SMTP id t6so4217548lfl.13 for ; Tue, 01 Dec 2020 05:56:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=2KvR6OJg5uBA6p5cNMRVwqZpG6XuQfN+LpQq11yonrk=; b=cLF5eVEz2xwriJwnfmC/PrHXgPaM/Te61TjXq+z1HAFBU3chxawoWaN54OeM/4Wsml j19mvESwdIAzWARPGMl2SJR+dc9rQerftf1+Sy7JN/jiGSw6o82s/pnzUgsmPDbrqDgI U+8pZrHMXQwuIJ3IZR2qnXkxLOrVculvtkls31JWZe7qh2+xCF4LUhEJEryjzqVggQm4 9nU+YdwmDv3MG+lxkUGw9Kqiu/F2XHDmHq5RcJFnsa8y2wFu5HyIp99X6GhwQvt5l4b5 hfR2KdiTFVaFyOf8vvT9K/lXsRXBQcc9adpWLk7wOXE3diZLOll414Mcf8s7qybQX3Q3 AHMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=2KvR6OJg5uBA6p5cNMRVwqZpG6XuQfN+LpQq11yonrk=; b=cwjNNU/ao7txax/LNTXtZdrxBSnWqXi27inRXOoa3TA/oSxd4S6QM8h1y+4iCnSs+P y35aIMmQHSaN+pICJSu2TN75xxC3Vn9t4iPJGdDBTsXmhFl8mlWm3c6N+PXLurDtp3hA OTG4QReP69UQevOv9LPbLBI9+mgpaETpH3SwDQvWsmQLEO2/peX3vtRw1IQLmq1nTVrd mhIug88VgmE3DZXNeZ15tJZVodEcQxoOM6GjpVG/D1Z3m/OUTcxyhsPDARMXCdCps00r ePHZJU2LfjoFISK1uXEIigiTdLrItE15UK54g8CV+zo9eVf78SNsL9/5gifcMdNbFXZ2 zMDA== X-Gm-Message-State: AOAM530EBL6Vls50pnlaeSP4A43hCvCVEiYuVaP2acAkQizJbXPUbxht LvoMe8SCFUmUGnv1JCcUvzYBPz4g/yCIcWzF7Nw= X-Google-Smtp-Source: ABdhPJwLxQT56nvK8cdItWajIDXoFhYAN7MULV9MKBKY11k54slCe4FgxAg4AaJ2OknGlsAFd96HgWMaZrzK4L5r/WQ= X-Received: by 2002:ac2:5939:: with SMTP id v25mr1225295lfi.490.1606831004741; Tue, 01 Dec 2020 05:56:44 -0800 (PST) MIME-Version: 1.0 References: <1606746513-30909-1-git-send-email-kevin3.tang@gmail.com> <1606746513-30909-6-git-send-email-kevin3.tang@gmail.com> In-Reply-To: From: Kevin Tang Date: Tue, 1 Dec 2020 21:56:32 +0800 Message-ID: Subject: Re: [PATCH 5/6] dt-bindings: display: add Unisoc's mipi dsi&dphy bindings To: Rob Herring X-Mailman-Approved-At: Wed, 02 Dec 2020 08:19:47 +0000 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , David Airlie , Lyra Zhang , "linux-kernel@vger.kernel.org" , dri-devel , Orson Zhai , Sean Paul Content-Type: multipart/mixed; boundary="===============1886721930==" Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" --===============1886721930== Content-Type: multipart/alternative; boundary="0000000000004075a305b5677f7b" --0000000000004075a305b5677f7b Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Hi Rob, Rob Herring =E4=BA=8E2020=E5=B9=B412=E6=9C=881=E6=97= =A5=E5=91=A8=E4=BA=8C =E4=B8=8A=E5=8D=884:31=E5=86=99=E9=81=93=EF=BC=9A > On Mon, Nov 30, 2020 at 7:29 AM Kevin Tang wrote: > > > > From: Kevin Tang > > > > Adds MIPI DSI Master and MIPI DSI-PHY (D-PHY) > > support for Unisoc's display subsystem. > > > > Cc: Orson Zhai > > Cc: Chunyan Zhang > > Signed-off-by: Kevin Tang > > --- > > .../display/sprd/sprd,sharkl3-dsi-host.yaml | 107 > +++++++++++++++++++++ > > .../display/sprd/sprd,sharkl3-dsi-phy.yaml | 84 > ++++++++++++++++ > > 2 files changed, 191 insertions(+) > > create mode 100644 > Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-host.yaml > > create mode 100644 > Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-phy.yaml > > > > diff --git > a/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-host.ya= ml > b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-host.ya= ml > > new file mode 100644 > > index 0000000..fe0e89d > > --- /dev/null > > +++ > b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-host.ya= ml > > @@ -0,0 +1,107 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: > http://devicetree.org/schemas/display/sprd/sprd,sharkl3-dsi-host.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Unisoc MIPI DSI Controller > > + > > +maintainers: > > + - Kevin Tang > > + > > +properties: > > + compatible: > > + const: sprd,sharkl3-dsi-host > > + > > + reg: > > + maxItems: 1 > > + description: > > + Physical base address and length of the registers set for the > device. > > + > > + interrupts: > > + maxItems: 2 > > + description: > > + Should contain DSI interrupt. > > + > > + clocks: > > + minItems: 1 > > + > > + clock-names: > > + items: > > + - const: clk_src_96m > > + > > + power-domains: > > + maxItems: 1 > > + description: A phandle to DSIM power domain node > > + > > + ports: > > + type: object > > + > > + properties: > > + "#address-cells": > > + const: 1 > > + > > + "#size-cells": > > + const: 0 > > + > > + port@0: > > + type: object > > + description: > > + A port node with endpoint definitions as defined in > > + Documentation/devicetree/bindings/media/video-interfaces.txt= . > > + That port should be the input endpoint, usually coming from > > + the associated DPU. > > + port@1: > > + type: object > > + description: > > + A port node with endpoint definitions as defined in > > + Documentation/devicetree/bindings/media/video-interfaces.txt= . > > + That port should be the output endpoint, usually output to > > + the associated DPHY. > > + > > + required: > > + - "#address-cells" > > + - "#size-cells" > > + - port@0 > > + - port@1 > > + > > + additionalProperties: false > > + > > +required: > > + - compatible > > + - reg > > + - interrupts > > + - clocks > > + - clock-names > > + - ports > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + dsi: dsi@63100000 { > > + compatible =3D "sprd,sharkl3-dsi-host"; > > + reg =3D <0x63100000 0x1000>; > > + interrupts =3D , > > + ; > > + clock-names =3D "clk_src_96m"; > > + clocks =3D <&pll CLK_TWPLL_96M>; > > + ports { > > + #address-cells =3D <1>; > > + #size-cells =3D <0>; > > + port@0 { > > + reg =3D <0>; > > + dsi_in: endpoint { > > + remote-endpoint =3D <&dpu_out>; > > + }; > > + }; > > + port@1 { > > + reg =3D <1>; > > + dsi_out: endpoint { > > + remote-endpoint =3D <&dphy_in>; > > + }; > > + }; > > + }; > > + }; > > diff --git > a/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-phy.yam= l > b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-phy.yam= l > > new file mode 100644 > > index 0000000..b4715d5 > > --- /dev/null > > +++ > b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-phy.yam= l > > @@ -0,0 +1,84 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: > http://devicetree.org/schemas/display/sprd/sprd,sharkl3-dsi-phy.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Unisoc MIPI DSI-PHY (D-PHY) > > + > > +maintainers: > > + - Kevin Tang > > + > > +properties: > > + compatible: > > + const: sprd,sharkl3-dsi-phy > > + > > + reg: > > + maxItems: 1 > > + description: > > + Must be the dsi controller base address. > > + > > + ports: > > + type: object > > + > > + properties: > > + "#address-cells": > > + const: 1 > > + > > + "#size-cells": > > + const: 0 > > + > > + port@0: > > + type: object > > + description: > > + A port node with endpoint definitions as defined in > > + Documentation/devicetree/bindings/media/video-interfaces.txt= . > > + That port should be the output endpoint, usually output to > > + the associated panel. > > + port@1: > > For PHYs, we use the PHY binding, not the graph binding. Please follow > what practically every other DSI PHY does. > It seems that the dphy driver does not need to exist alone, so i remove dphy and dsi graph binding, merge the dphy driver into the dsi driver. > > Rob > --0000000000004075a305b5677f7b Content-Type: text/html; charset="UTF-8" Content-Transfer-Encoding: quoted-printable
Hi Rob,

Rob Herring <robh+dt@kernel.org> =E4=BA=8E2020=E5=B9=B412=E6=9C=881= =E6=97=A5=E5=91=A8=E4=BA=8C =E4=B8=8A=E5=8D=884:31=E5=86=99=E9=81=93=EF=BC= =9A
On Mon, Nov = 30, 2020 at 7:29 AM Kevin Tang <kevin3.tang@gmail.com> wrote:
>
> From: Kevin Tang <kevin.tang@unisoc.com>
>
> Adds MIPI DSI Master and MIPI DSI-PHY (D-PHY)
> support for Unisoc's display subsystem.
>
> Cc: Orson Zhai <orsonzhai@gmail.com>
> Cc: Chunyan Zhang <zhang.lyra@gmail.com>
> Signed-off-by: Kevin Tang <kevin.tang@unisoc.com>
> ---
>=C2=A0 .../display/sprd/sprd,sharkl3-dsi-host.yaml=C2=A0 =C2=A0 =C2=A0 = =C2=A0 | 107 +++++++++++++++++++++
>=C2=A0 .../display/sprd/sprd,sharkl3-dsi-phy.yaml=C2=A0 =C2=A0 =C2=A0 = =C2=A0 =C2=A0|=C2=A0 84 ++++++++++++++++
>=C2=A0 2 files changed, 191 insertions(+)
>=C2=A0 create mode 100644 Documentation/devicetree/bindings/display/spr= d/sprd,sharkl3-dsi-host.yaml
>=C2=A0 create mode 100644 Documentation/devicetree/bindings/display/spr= d/sprd,sharkl3-dsi-phy.yaml
>
> diff --git a/Documentation/devicetree/bindings/display/sprd/sprd,shark= l3-dsi-host.yaml b/Documentation/devicetree/bindings/display/sprd/sprd,shar= kl3-dsi-host.yaml
> new file mode 100644
> index 0000000..fe0e89d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-= host.yaml
> @@ -0,0 +1,107 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.o= rg/schemas/display/sprd/sprd,sharkl3-dsi-host.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.= yaml#
> +
> +title: Unisoc MIPI DSI Controller
> +
> +maintainers:
> +=C2=A0 - Kevin Tang <kevin.tang@unisoc.com>
> +
> +properties:
> +=C2=A0 compatible:
> +=C2=A0 =C2=A0 const: sprd,sharkl3-dsi-host
> +
> +=C2=A0 reg:
> +=C2=A0 =C2=A0 maxItems: 1
> +=C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 Physical base address and length of the register= s set for the device.
> +
> +=C2=A0 interrupts:
> +=C2=A0 =C2=A0 maxItems: 2
> +=C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 Should contain DSI interrupt.
> +
> +=C2=A0 clocks:
> +=C2=A0 =C2=A0 minItems: 1
> +
> +=C2=A0 clock-names:
> +=C2=A0 =C2=A0 items:
> +=C2=A0 =C2=A0 =C2=A0 - const: clk_src_96m
> +
> +=C2=A0 power-domains:
> +=C2=A0 =C2=A0 maxItems: 1
> +=C2=A0 =C2=A0 description: A phandle to DSIM power domain node
> +
> +=C2=A0 ports:
> +=C2=A0 =C2=A0 type: object
> +
> +=C2=A0 =C2=A0 properties:
> +=C2=A0 =C2=A0 =C2=A0 "#address-cells":
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 const: 1
> +
> +=C2=A0 =C2=A0 =C2=A0 "#size-cells":
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 const: 0
> +
> +=C2=A0 =C2=A0 =C2=A0 port@0:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 type: object
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 A port node with endpoint definiti= ons as defined in
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 Documentation/devicetree/bindings/= media/video-interfaces.txt.
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 That port should be the input endp= oint, usually coming from
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 the associated DPU.
> +=C2=A0 =C2=A0 =C2=A0 port@1:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 type: object
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 A port node with endpoint definiti= ons as defined in
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 Documentation/devicetree/bindings/= media/video-interfaces.txt.
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 That port should be the output end= point, usually output to
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 the associated DPHY.
> +
> +=C2=A0 =C2=A0 required:
> +=C2=A0 =C2=A0 =C2=A0 - "#address-cells"
> +=C2=A0 =C2=A0 =C2=A0 - "#size-cells"
> +=C2=A0 =C2=A0 =C2=A0 - port@0
> +=C2=A0 =C2=A0 =C2=A0 - port@1
> +
> +=C2=A0 =C2=A0 additionalProperties: false
> +
> +required:
> +=C2=A0 - compatible
> +=C2=A0 - reg
> +=C2=A0 - interrupts
> +=C2=A0 - clocks
> +=C2=A0 - clock-names
> +=C2=A0 - ports
> +
> +additionalProperties: false
> +
> +examples:
> +=C2=A0 - |
> +=C2=A0 =C2=A0 #include <dt-bindings/interrupt-controller/arm-gic.h= >
> +=C2=A0 =C2=A0 #include <dt-bindings/clock/sprd,sc9860-clk.h> > +=C2=A0 =C2=A0 dsi: dsi@63100000 {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 compatible =3D "sprd,sharkl3-dsi-hos= t";
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 reg =3D <0x63100000 0x1000>;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 interrupts =3D <GIC_SPI 48 IRQ_TYPE_LE= VEL_HIGH>,
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH= >;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 clock-names =3D "clk_src_96m";<= br> > +=C2=A0 =C2=A0 =C2=A0 =C2=A0 clocks =3D <&pll CLK_TWPLL_96M>= ;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 ports {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 #address-cells =3D <1>= ;;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 #size-cells =3D <0>;<= br> > +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 port@0 {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 reg =3D <0= >;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 dsi_in: endpo= int {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0= remote-endpoint =3D <&dpu_out>;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 };
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 };
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 port@1 {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 reg =3D <1= >;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 dsi_out: endp= oint {
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0= remote-endpoint =3D <&dphy_in>;
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 };
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 };
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 };
> +=C2=A0 =C2=A0 };
> diff --git a/Documentation/devicetree/bindings/display/sprd/sprd,shark= l3-dsi-phy.yaml b/Documentation/devicetree/bindings/display/sprd/sprd,shark= l3-dsi-phy.yaml
> new file mode 100644
> index 0000000..b4715d5
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/sprd/sprd,sharkl3-dsi-= phy.yaml
> @@ -0,0 +1,84 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.or= g/schemas/display/sprd/sprd,sharkl3-dsi-phy.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.= yaml#
> +
> +title: Unisoc MIPI DSI-PHY (D-PHY)
> +
> +maintainers:
> +=C2=A0 - Kevin Tang <kevin.tang@unisoc.com>
> +
> +properties:
> +=C2=A0 compatible:
> +=C2=A0 =C2=A0 const: sprd,sharkl3-dsi-phy
> +
> +=C2=A0 reg:
> +=C2=A0 =C2=A0 maxItems: 1
> +=C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 Must be the dsi controller base address.
> +
> +=C2=A0 ports:
> +=C2=A0 =C2=A0 type: object
> +
> +=C2=A0 =C2=A0 properties:
> +=C2=A0 =C2=A0 =C2=A0 "#address-cells":
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 const: 1
> +
> +=C2=A0 =C2=A0 =C2=A0 "#size-cells":
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 const: 0
> +
> +=C2=A0 =C2=A0 =C2=A0 port@0:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 type: object
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 description:
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 A port node with endpoint definiti= ons as defined in
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 Documentation/devicetree/bindings/= media/video-interfaces.txt.
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 That port should be the output end= point, usually output to
> +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 the associated panel.
> +=C2=A0 =C2=A0 =C2=A0 port@1:

For PHYs, we use the PHY binding, not the graph binding. Please follow
what practically every other DSI PHY does.
It seems that the dphy driver does not need to exist alone<= /span>, so i remove dphy and dsi graph binding, merge the dphy driver into = the dsi driver.

Rob
--0000000000004075a305b5677f7b-- --===============1886721930== Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Disposition: inline _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel --===============1886721930==--