From mboxrd@z Thu Jan 1 00:00:00 1970
From: bugzilla-daemon@freedesktop.org
Subject: [Bug 76490] Hang during boot when DPM is on (R9 270X)
Date: Sun, 31 Aug 2014 17:51:07 +0000
Message-ID:
References:
Mime-Version: 1.0
Content-Type: multipart/mixed; boundary="===============0551324257=="
Return-path:
Received: from culpepper.freedesktop.org (unknown [131.252.210.165])
by gabe.freedesktop.org (Postfix) with ESMTP id 711746E1A5
for ; Sun, 31 Aug 2014 10:51:07 -0700 (PDT)
In-Reply-To:
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel"
To: dri-devel@lists.freedesktop.org
List-Id: dri-devel@lists.freedesktop.org
--===============0551324257==
Content-Type: multipart/alternative; boundary="1409507467.a0E02.14319"; charset="us-ascii"
--1409507467.a0E02.14319
Date: Sun, 31 Aug 2014 17:51:07 +0000
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
https://bugs.freedesktop.org/show_bug.cgi?id=76490
--- Comment #23 from dex+fdobugzilla@dragonslave.de ---
I did some checks using the old profile based aproach for PM and switched
between the states.
Following are the data from /sys/kernel/debug/dri/0/radeon_pm_info when
switching via echo X > /sys/class/drm/card0/device/power_profile
Default:
=================================
default engine clock: 1080000 kHz
current engine clock: 149990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 1206 mV
PCIE lanes: 8
Low:
=================================
default engine clock: 1080000 kHz
current engine clock: 299990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 875 mV
PCIE lanes: 8
Mid:
=================================
default engine clock: 1080000 kHz
current engine clock: 299990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 875 mV
PCIE lanes: 8
High:
=================================
default engine clock: 1080000 kHz
current engine clock: 1080000 kHz
default memory clock: 1400000 kHz
current memory clock: 1399990 kHz
voltage: 1206 mV
PCIE lanes: 8
The last state (high) results in immediate freeze.
--
You are receiving this mail because:
You are the assignee for the bug.
--1409507467.a0E02.14319
Date: Sun, 31 Aug 2014 17:51:07 +0000
MIME-Version: 1.0
Content-Type: text/html; charset="UTF-8"
Comment # 23
on bug 76490
from dex+fdobugzilla@dragonslave.de
I did some checks using the old profile based aproach for PM and switched
between the states.
Following are the data from /sys/kernel/debug/dri/0/radeon_pm_info when
switching via echo X > /sys/class/drm/card0/device/power_profile
Default:
=================================
default engine clock: 1080000 kHz
current engine clock: 149990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 1206 mV
PCIE lanes: 8
Low:
=================================
default engine clock: 1080000 kHz
current engine clock: 299990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 875 mV
PCIE lanes: 8
Mid:
=================================
default engine clock: 1080000 kHz
current engine clock: 299990 kHz
default memory clock: 1400000 kHz
current memory clock: 149990 kHz
voltage: 875 mV
PCIE lanes: 8
High:
=================================
default engine clock: 1080000 kHz
current engine clock: 1080000 kHz
default memory clock: 1400000 kHz
current memory clock: 1399990 kHz
voltage: 1206 mV
PCIE lanes: 8
The last state (high) results in immediate freeze.
You are receiving this mail because:
- You are the assignee for the bug.
--1409507467.a0E02.14319--
--===============0551324257==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel
--===============0551324257==--