From mboxrd@z Thu Jan 1 00:00:00 1970 From: bugzilla-daemon@freedesktop.org Subject: [Bug 93826] 144Hz graphic glitches and bad refresh rate Date: Mon, 29 Feb 2016 22:59:06 +0000 Message-ID: References: Mime-Version: 1.0 Content-Type: multipart/mixed; boundary="===============0325363061==" Return-path: Received: from culpepper.freedesktop.org (culpepper.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe98:4b55]) by gabe.freedesktop.org (Postfix) with ESMTP id D0F156E3CA for ; Mon, 29 Feb 2016 22:59:06 +0000 (UTC) In-Reply-To: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: dri-devel@lists.freedesktop.org List-Id: dri-devel@lists.freedesktop.org --===============0325363061== Content-Type: multipart/alternative; boundary="14567867460.21dc39dD8.21084"; charset="UTF-8" --14567867460.21dc39dD8.21084 Date: Mon, 29 Feb 2016 22:59:06 +0000 MIME-Version: 1.0 Content-Type: text/plain https://bugs.freedesktop.org/show_bug.cgi?id=93826 --- Comment #19 from Alex Deucher --- (In reply to Damien from comment #18) > Alex thank you for your return. > > Since my monitor works from scratch with a 7950 or fury but not with three > 290X tested, is that it is possible to retrieve the values that work ? The same algorithm is used on all of those parts. The only reason there would be different dividers selected would be if the pll limits in the vbios or the reference clock were different. However, looking at various vbioses for those different asics indicate that the vbios limits are the same for all of them. I doubt they would be different on your boards. As such. that combination of dividers seems to be disagreeable to your monitor on that specific hw. The underlying hw implementation of the pll varies a bit from asic to asic, so the pll selection probably needs to be tweaked a bit for that hw to be stable at that combination as per comment 17. -- You are receiving this mail because: You are the assignee for the bug. --14567867460.21dc39dD8.21084 Date: Mon, 29 Feb 2016 22:59:06 +0000 MIME-Version: 1.0 Content-Type: text/html

Comment # 19 on bug 93826 from 
(In reply to Damien from comment #18)
> Alex thank you for your return.
> 
> Since my monitor works from scratch with a 7950 or fury but not with three
> 290X tested, is that it is possible to retrieve the values that work ?

The same algorithm is used on all of those parts.  The only reason there would
be different dividers selected would be if the pll limits in the vbios or the
reference clock were different.  However, looking at various vbioses for those
different asics indicate that the vbios limits are the same for all of them.  I
doubt they would be different on your boards.  As such. that combination of
dividers seems to be disagreeable to your monitor on that specific hw.  The
underlying hw implementation of the pll varies a bit from asic to asic, so the
pll selection probably needs to be tweaked a bit for that hw to be stable at
that combination as per comment 17.

You are receiving this mail because:
  • You are the assignee for the bug.
--14567867460.21dc39dD8.21084-- --===============0325363061== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: inline X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVs IG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlz dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg== --===============0325363061==--