Igt-dev Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Matthew Auld <matthew.auld@intel.com>
To: igt-dev@lists.freedesktop.org
Subject: [igt-dev] [PATCH i-g-t v10 04/15] lib/xe: support explicit cpu_caching gem_create
Date: Mon, 20 Nov 2023 18:24:19 +0000	[thread overview]
Message-ID: <20231120182430.88753-5-matthew.auld@intel.com> (raw)
In-Reply-To: <20231120182430.88753-1-matthew.auld@intel.com>

Most tests shouldn't about such things, so likely it's just a case of
picking the most sane default. However we also add some helpers for the
tests that do care.

v2: Rebase on coh_mode removal

Signed-off-by: Matthew Auld <matthew.auld@intel.com>
Cc: José Roberto de Souza <jose.souza@intel.com>
Cc: Pallavi Mishra <pallavi.mishra@intel.com>
Reviewed-by: Pallavi Mishra <pallavi.mishra@intel.com>
---
 lib/xe/xe_ioctl.c       | 55 ++++++++++++++++++++++++++++++++---------
 lib/xe/xe_ioctl.h       |  5 ++++
 tests/intel/xe_create.c |  1 +
 3 files changed, 50 insertions(+), 11 deletions(-)

diff --git a/lib/xe/xe_ioctl.c b/lib/xe/xe_ioctl.c
index 738c4ffdb..94cb6d43b 100644
--- a/lib/xe/xe_ioctl.c
+++ b/lib/xe/xe_ioctl.c
@@ -226,13 +226,24 @@ void xe_vm_destroy(int fd, uint32_t vm)
 	igt_assert_eq(igt_ioctl(fd, DRM_IOCTL_XE_VM_DESTROY, &destroy), 0);
 }
 
-uint32_t __xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags,
-			      uint32_t *handle)
+uint16_t __xe_default_cpu_caching_from_flags(int fd, uint32_t flags)
+{
+	if ((flags & all_memory_regions(fd)) != system_memory(fd) ||
+	    flags & DRM_XE_GEM_CREATE_FLAG_SCANOUT)
+		/* VRAM placements or scanout should always use WC */
+		return DRM_XE_GEM_CPU_CACHING_WC;
+
+	return DRM_XE_GEM_CPU_CACHING_WB;
+}
+
+static uint32_t ___xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+				      uint16_t cpu_caching, uint32_t *handle)
 {
 	struct drm_xe_gem_create create = {
 		.vm_id = vm,
 		.size = size,
 		.flags = flags,
+		.cpu_caching = cpu_caching,
 	};
 	int err;
 
@@ -242,6 +253,15 @@ uint32_t __xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags
 
 	*handle = create.handle;
 	return 0;
+
+}
+
+uint32_t __xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+			      uint32_t *handle)
+{
+	uint16_t cpu_caching = __xe_default_cpu_caching_from_flags(fd, flags);
+
+	return ___xe_bo_create_flags(fd, vm, size, flags, cpu_caching, handle);
 }
 
 uint32_t xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags)
@@ -253,19 +273,32 @@ uint32_t xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags)
 	return handle;
 }
 
+uint32_t __xe_bo_create_caching(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+				uint16_t cpu_caching, uint32_t *handle)
+{
+	return ___xe_bo_create_flags(fd, vm, size, flags, cpu_caching,
+				     handle);
+}
+
+uint32_t xe_bo_create_caching(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+			      uint16_t cpu_caching)
+{
+	uint32_t handle;
+
+	igt_assert_eq(__xe_bo_create_caching(fd, vm, size, flags,
+					     cpu_caching, &handle), 0);
+
+	return handle;
+}
+
 uint32_t xe_bo_create(int fd, int gt, uint32_t vm, uint64_t size)
 {
-	struct drm_xe_gem_create create = {
-		.vm_id = vm,
-		.size = size,
-		.flags = vram_if_possible(fd, gt),
-	};
-	int err;
+	uint32_t handle;
 
-	err = igt_ioctl(fd, DRM_IOCTL_XE_GEM_CREATE, &create);
-	igt_assert_eq(err, 0);
+	igt_assert_eq(__xe_bo_create_flags(fd, vm, size, vram_if_possible(fd, gt),
+					   &handle), 0);
 
-	return create.handle;
+	return handle;
 }
 
 uint32_t xe_bind_exec_queue_create(int fd, uint32_t vm, uint64_t ext, bool async)
diff --git a/lib/xe/xe_ioctl.h b/lib/xe/xe_ioctl.h
index a9171bcf7..2696cc24e 100644
--- a/lib/xe/xe_ioctl.h
+++ b/lib/xe/xe_ioctl.h
@@ -67,6 +67,11 @@ void xe_vm_destroy(int fd, uint32_t vm);
 uint32_t __xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags,
 			      uint32_t *handle);
 uint32_t xe_bo_create_flags(int fd, uint32_t vm, uint64_t size, uint32_t flags);
+uint32_t __xe_bo_create_caching(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+				uint16_t cpu_caching, uint32_t *handle);
+uint32_t xe_bo_create_caching(int fd, uint32_t vm, uint64_t size, uint32_t flags,
+			      uint16_t cpu_caching);
+uint16_t __xe_default_cpu_caching_from_flags(int fd, uint32_t flags);
 uint32_t xe_bo_create(int fd, int gt, uint32_t vm, uint64_t size);
 uint32_t xe_exec_queue_create(int fd, uint32_t vm,
 			  struct drm_xe_engine_class_instance *instance,
diff --git a/tests/intel/xe_create.c b/tests/intel/xe_create.c
index f4633cfb3..bb55a15e1 100644
--- a/tests/intel/xe_create.c
+++ b/tests/intel/xe_create.c
@@ -25,6 +25,7 @@ static int __create_bo(int fd, uint32_t vm, uint64_t size, uint32_t flags,
 		.vm_id = vm,
 		.size = size,
 		.flags = flags,
+		.cpu_caching = __xe_default_cpu_caching_from_flags(fd, flags),
 	};
 	int ret = 0;
 
-- 
2.42.0

  parent reply	other threads:[~2023-11-20 18:24 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-11-20 18:24 [igt-dev] [PATCH i-g-t v10 00/15] PAT and cache coherency support Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 01/15] drm-uapi/xe_drm: sync to get pat and coherency bits Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 02/15] lib/igt_fb: mark buffers as SCANOUT Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 03/15] lib/igt_draw: " Matthew Auld
2023-11-20 18:24 ` Matthew Auld [this message]
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 05/15] tests/xe/mmap: add some tests for explicit cpu_caching Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 06/15] lib/intel_pat: add helpers for common pat_index modes Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 07/15] lib/allocator: add get_offset_pat_index() helper Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 08/15] lib/intel_blt: support pat_index Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 09/15] lib/intel_buf: " Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 10/15] lib/xe_ioctl: update vm_bind to account for pat_index Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 11/15] lib/intel_allocator: treat default_alignment as the minimum Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 12/15] lib/intel_blt: tidy up alignment usage Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 13/15] lib/intel_batchbuffer: extend to include optional alignment Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 14/15] tests/xe: add some vm_bind pat_index tests Matthew Auld
2023-11-20 18:24 ` [igt-dev] [PATCH i-g-t v10 15/15] tests/intel-ci/xe: add pat and caching related tests Matthew Auld
2023-11-20 21:50 ` [igt-dev] ✗ Fi.CI.BAT: failure for PAT and cache coherency support (rev10) Patchwork
2023-11-20 23:14 ` [igt-dev] ✗ CI.xeBAT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231120182430.88753-5-matthew.auld@intel.com \
    --to=matthew.auld@intel.com \
    --cc=igt-dev@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox