From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 8B4A8D6ED13 for ; Thu, 21 Nov 2024 12:23:48 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 2EC9410E402; Thu, 21 Nov 2024 12:23:48 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="kXmqyW9O"; dkim-atps=neutral Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.13]) by gabe.freedesktop.org (Postfix) with ESMTPS id D03BE10E8FD for ; Thu, 21 Nov 2024 12:23:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1732191827; x=1763727827; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=vrcCQzQYi5tJlD4Hg6vKUBYRLCPk/P/iAG8m/Mdh//A=; b=kXmqyW9OlXXfrXHuxMdoseCuFn/bNvqmGV87penSCFiJLmvZKAr7fWPt OZPX71eZHcXJ+Iv5X5zlGhMaTWoAhUnmijLWfRghb56SwERKEdPhsEW8+ JUw7IapEQ7uDvZRxExBJODse7Xhv7nCNRgnzcq28OLguT0VHI+/GUr8iR YWruduojKsjwsMvdmyrS00j5u/3t1Z2Uf9cjJ8BHh6sZ7v1peDbmVHO6F QtOtf1/M6yOnymN0w/j/1C7jb3l52fwfnV+lRxYSlTTLzCfDdZUnB8Osj uKFvnutGY4bbug/6tSEyNXGTfv1jRmSnIJ6+tY3q2Kwg6KCw9J8Vm6cjW A==; X-CSE-ConnectionGUID: bhJYbiEuSDaAt8IlOpInYQ== X-CSE-MsgGUID: zpwq60rHSmyJVgzjMDRjKA== X-IronPort-AV: E=McAfee;i="6700,10204,11263"; a="43365074" X-IronPort-AV: E=Sophos;i="6.12,172,1728975600"; d="scan'208";a="43365074" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by orvoesa105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Nov 2024 04:23:47 -0800 X-CSE-ConnectionGUID: txuVnD8PTfWmtfAhK4Ratw== X-CSE-MsgGUID: gawlBQL7SYyDOfnFUmQxbw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,172,1728975600"; d="scan'208";a="91052632" Received: from carterle-desk.ger.corp.intel.com (HELO rapter.intel.com) ([10.245.246.80]) by orviesa008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Nov 2024 04:23:45 -0800 From: Gwan-gyeong Mun To: igt-dev@lists.freedesktop.org Cc: andrzej.hajda@intel.com, christoph.manszewski@intel.com, jonathan.cavitt@intel.com, mika.kuoppala@intel.com, dominik.grzegorzek@intel.com Subject: [PATCH i-g-t v2 3/4] eudebug: Add eudebug pagefault event declarations Date: Thu, 21 Nov 2024 14:22:28 +0200 Message-ID: <20241121122230.451423-4-gwan-gyeong.mun@intel.com> X-Mailer: git-send-email 2.46.1 In-Reply-To: <20241121122230.451423-1-gwan-gyeong.mun@intel.com> References: <20241121122230.451423-1-gwan-gyeong.mun@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: igt-dev@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Development mailing list for IGT GPU Tools List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: igt-dev-bounces@lists.freedesktop.org Sender: "igt-dev" From: Jonathan Cavitt Update the xe_eudebug drm to include pagefault events. v2: use igt_container_of() macro (Andrzej) Co-developed-by: Gwan-gyeong Mun Signed-off-by: Gwan-gyeong Mun Signed-off-by: Jonathan Cavitt Reviewed-by: Andrzej Hajda Acked-by: Christoph Manszewski --- include/drm-uapi-experimental/xe_drm_eudebug.h | 13 +++++++++++++ lib/xe/xe_eudebug.c | 11 +++++++++++ 2 files changed, 24 insertions(+) diff --git a/include/drm-uapi-experimental/xe_drm_eudebug.h b/include/drm-uapi-experimental/xe_drm_eudebug.h index f50051e9a..ed2e728c2 100644 --- a/include/drm-uapi-experimental/xe_drm_eudebug.h +++ b/include/drm-uapi-experimental/xe_drm_eudebug.h @@ -154,6 +154,7 @@ struct drm_xe_eudebug_event { #define DRM_XE_EUDEBUG_EVENT_VM_BIND_UFENCE 9 #define DRM_XE_EUDEBUG_EVENT_METADATA 10 #define DRM_XE_EUDEBUG_EVENT_VM_BIND_OP_METADATA 11 +#define DRM_XE_EUDEBUG_EVENT_PAGEFAULT 12 __u16 flags; #define DRM_XE_EUDEBUG_EVENT_CREATE (1 << 0) @@ -352,6 +353,18 @@ struct drm_xe_eudebug_event_vm_bind_op_metadata { __u64 metadata_cookie; }; +struct drm_xe_eudebug_event_pagefault { + struct drm_xe_eudebug_event base; + + __u64 client_handle; + __u64 exec_queue_handle; + __u64 lrc_handle; + __u32 flags; + __u32 bitmask_size; + __u64 pagefault_address; + __u8 bitmask[]; +}; + #if defined(__cplusplus) } #endif diff --git a/lib/xe/xe_eudebug.c b/lib/xe/xe_eudebug.c index c5814421b..8f3bb2f1e 100644 --- a/lib/xe/xe_eudebug.c +++ b/lib/xe/xe_eudebug.c @@ -91,6 +91,8 @@ static const char *type_to_str(unsigned int type) return "metadata"; case DRM_XE_EUDEBUG_EVENT_VM_BIND_OP_METADATA: return "vm_bind_op_metadata"; + case DRM_XE_EUDEBUG_EVENT_PAGEFAULT: + return "pagefault"; } return "UNKNOWN"; @@ -222,6 +224,15 @@ static const char *event_members_to_str(struct drm_xe_eudebug_event *e, char *bu op->vm_bind_op_ref_seqno, op->metadata_handle, op->metadata_cookie); break; } + case DRM_XE_EUDEBUG_EVENT_PAGEFAULT: { + struct drm_xe_eudebug_event_pagefault *pf = igt_container_of(e, pf, base); + + sprintf(buf, "client_handle=%llu, exec_queue_handle=%llu, " + "lrc_handle=%llu, bitmask_size=%d, pagefault_address=0x%llx", + pf->client_handle, pf->exec_queue_handle, pf->lrc_handle, + pf->bitmask_size, pf->pagefault_address); + break; + } default: strcpy(buf, "<...>"); } -- 2.46.1