From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B9FC1EB5D4 for ; Thu, 24 Apr 2025 06:22:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745475728; cv=none; b=gHo+vOMAxc5EME6on3G0svSn3o3GnLM0yW/LYuPwYX7XDyeNkYlX0dU1BH/dS8fxJ4zcTkbckDCbl9hxCWqB/IJ8rQTxoJnOlaWZ+MvpAp6opBQ3r3kxb+HiRyiKTDpXgAZbRFm6gVUSqdtoRkPSZ6qPkiH3XGK6dDNKWlUZ7qU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745475728; c=relaxed/simple; bh=xUBRrkr1aLPPwLeMGNd5Xto6SUkG0PhtvIzCxxAX118=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=E88setGij7ZSKrIySYntuu8j3SkqGlBLsbXBHuDC5daAwss0nQQ5IlPOBYZybb+YkqLxSldYe9FwXdhq1+uTaC61xs/fV76ayy0oQD+JrQ4DR3pMekJ4rTNVPjdamkPY5dPxP02TWQRIroBRQWKD8U8LaQ1VdtsAmRyo2wCPtQw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=qAzLgWDv; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="qAzLgWDv" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-43edb40f357so3654095e9.0 for ; Wed, 23 Apr 2025 23:22:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1745475725; x=1746080525; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=qAzLgWDvRV4ZvpBeoSUYMnE26WFcO2+fSr/WSaM8PWwgPOdDGeFBNxdbS5m2aI34KI yOJRV8hcGgANLpMUKyAA0T/R6TPRbG97qkjrQv7+w4W1zoKCdlGyX++PE8y2te7xRdGD /Hkc7ReUCAAPJQslq+3ufxKm16t9QxXCQdyQ8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745475725; x=1746080525; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=spxw7bN9QmsTej+Y5nnuO9n9R1LVf+rzlGGHrHVKn17XzguXU0/zXhW7SLayxw/lye tIPlsi6lMaP/Hn9Yly0vpnUS+GSqCSJ+ItR5TPfp0nrMP4XeztnVyuFSfc/A3gte7Knb W7Plm+ndDpbLQovIZSH5jkUE19oTe191dX9EIBzO1vnxOnxtV1J8Dt3YpxbemgOkNdiI tS79zgCBx6HzlR0CIy47/A/eR+HXikGrZLZLq1QcJYTXT1sAVCgfpzbCzSJIeiO9uVXn sPxhn+g5S7YemegaP6pI66zgDGbnw0akoTRsM572ir/hzUhccb2bATuPoN9x2YR33/OX vwBw== X-Forwarded-Encrypted: i=1; AJvYcCUkIArluOeXsbImuVFL2N0GALq1YuteM/SWPprnYZj/yOJHgAyu7A77IySz1HYZmNv2ATA=@lists.linux.dev X-Gm-Message-State: AOJu0YxPU8jJiA8hfk1FIXpG57yPaCxa/4MpnJOH8ff5NXVbC51j9tH7 gmbbW8hsCxA4/x9riJ3FF1WfA1V7W5RqhysvFquR9MuSupgBXuWgC0E44uhPwpM= X-Gm-Gg: ASbGncuRZrNZx/IGmQeO34oMTHvX68l81K5akEaZnW1NGITFSX8jm3yySdB5t45AuIm ar42/3SzTdZFWDLGv6MQgxByoB7YPPnYW5RXT7x5nhw1ybWF4jTZUU1UTjTAw9ldqHaqE2Fd5/9 kIt2opy1N7fyqDncAzLxTQL0tPi6UfmjGK4uPQZfLsPPZ71DSWQXvVNSQOKNdv5sM5UY1eZkL+v roqvDuLhyPxg0xRbdasL3uUMup250EbrIZMYTolOqCceTxHh2jgdC+XRva5fqrlFRODwYPY5JhX uY5Q5O544bVcFCoNHRS0dolSDBVvs7rA7alB2cvnz9DeaYmDNYOoDrynapEqxR2itU7LtAvyFIE 6C2rvrhJWHMQJnY0= X-Google-Smtp-Source: AGHT+IHA1z+SJ8l5kTHAH1BnVEYBj1dwbuY6iHebOIqghszliSfqMBNBdsQ07ikrO61th2+IoqH7TQ== X-Received: by 2002:a05:600c:a417:b0:43c:f16a:641e with SMTP id 5b1f17b1804b1-4409bd05250mr9684695e9.6.1745475724855; Wed, 23 Apr 2025 23:22:04 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.40.65]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4409d2bf8dbsm7243435e9.35.2025.04.23.23.22.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Apr 2025 23:22:04 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Peng Fan , Stephen Boyd , Shawn Guo , linux-amarula@amarulasolutions.com, Abel Vesa , Dario Binacchi , Krzysztof Kozlowski , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v12 03/19] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Thu, 24 Apr 2025 08:21:33 +0200 Message-ID: <20250424062154.2999219-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250424062154.2999219-1-dario.binacchi@amarulasolutions.com> References: <20250424062154.2999219-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 -- 2.43.0