From: Haibo Chen <haibo.chen@nxp.com>
To: Tudor Ambarus <tudor.ambarus@linaro.org>,
Pratyush Yadav <pratyush@kernel.org>,
Michael Walle <mwalle@kernel.org>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>
Cc: linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org,
Haibo Chen <haibo.chen@nxp.com>,
imx@lists.linux.dev
Subject: [PATCH 0/4] mtd: spi-nor: micron-st: add die erase for micron spi nor chip
Date: Mon, 10 Nov 2025 12:02:55 +0800 [thread overview]
Message-ID: <20251110-nor-v1-0-cde50c81db05@nxp.com> (raw)
mt35xu02gcba, mt35xu01gbba and mt35xu512aba are similar, but with
different number of dies. According to the datasheet:
https://datasheet.octopart.com/MT35XU02GCBA1G12-0AAT-Micron-datasheet-138896808.pdf
these chips all support die erase command, but do not support chip
erase. So change the drivers accordingly.
Also add mt35xu01gbba support here, test this chip on imx95-19x19-evk
board, it works under 200MHz at 8D-8D-8D mode.
Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
---
Haibo Chen (4):
mtd: spi-nor: micron-st: rename the die_late_init functions
mtd: spi-nor: micron-st: add die erase for mt35xu512aba
mtd: spi-nor: micron-st: add mt35xu01gbba support
mtd: spi-nor: micron-st: enable 8D-8D-8D mode and die erase for mt35xu02gcba
drivers/mtd/spi-nor/micron-st.c | 114 +++++++++++++++++++++++++++-------------
1 file changed, 77 insertions(+), 37 deletions(-)
---
base-commit: 9c0826a5d9aa4d52206dd89976858457a2a8a7ed
change-id: 20251107-nor-84fe07ec3363
Best regards,
--
Haibo Chen <haibo.chen@nxp.com>
next reply other threads:[~2025-11-10 4:02 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-10 4:02 Haibo Chen [this message]
2025-11-10 4:02 ` [PATCH 1/4] mtd: spi-nor: micron-st: rename the die_late_init functions Haibo Chen
2025-11-10 6:32 ` Tudor Ambarus
2025-11-10 4:02 ` [PATCH 2/4] mtd: spi-nor: micron-st: add die erase for mt35xu512aba Haibo Chen
2025-11-10 6:38 ` Tudor Ambarus
2025-11-11 7:36 ` Bough Chen
2025-11-10 4:02 ` [PATCH 3/4] mtd: spi-nor: micron-st: add mt35xu01gbba support Haibo Chen
2025-11-10 6:42 ` Tudor Ambarus
2025-11-11 7:54 ` Bough Chen
2025-11-11 8:23 ` Tudor Ambarus
2025-11-10 4:02 ` [PATCH 4/4] mtd: spi-nor: micron-st: enable 8D-8D-8D mode and die erase for mt35xu02gcba Haibo Chen
2025-11-10 6:45 ` Tudor Ambarus
2025-11-11 8:00 ` Bough Chen
2025-11-11 8:29 ` Tudor Ambarus
2025-11-11 8:33 ` Bough Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251110-nor-v1-0-cde50c81db05@nxp.com \
--to=haibo.chen@nxp.com \
--cc=imx@lists.linux.dev \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=miquel.raynal@bootlin.com \
--cc=mwalle@kernel.org \
--cc=pratyush@kernel.org \
--cc=richard@nod.at \
--cc=tudor.ambarus@linaro.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).