From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx-relay49-hz3.antispameurope.com (mx-relay49-hz3.antispameurope.com [94.100.134.238]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CEA4F2D47E4 for ; Wed, 18 Feb 2026 13:23:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.134.238 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421032; cv=pass; b=N67DL1R/nHseyDkAJFGzYrmrKSWV8WXB/Ebcukh1VfYVGgddD1VMueNBvVqX8g7JkBEwj+X9NYgtYkvSR6iT3qf+93bvQYLi6bcvIfR80UKRg2RHfKys9avzROPEaiGPRQVuo+UqwzMtTGnm+t5QS+GX1CwrepLAjI8l6LDofQQ= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421032; c=relaxed/simple; bh=Z1bTBRY6zw1t6uaJj2BKThq7pUXsKletLWM65laNWaw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=q4Al52OVg9INbgFvNrflSGyW5ypii65Nk5h0ABO5nxHberWJfCzXKhXMfkY20eaXVw0P4y+XWvVIaWPV2aeldfxEEy2bVCUj1Hui6oKcyv0iu1Mu7IRR0B4ZXARDyK/3YTY90cekXSSO7V7A4wpZpxX5BdENOuC0zARlMh/eDIg= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=mZgFO3tl; arc=pass smtp.client-ip=94.100.134.238 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="mZgFO3tl" ARC-Authentication-Results: i=1; mx-gate49-hz3.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out03-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=8Zcx4Gwsq0t5HYafz2dIuwiCTKeT7XB0utiZMiUPk6Y=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771421007; b=oEDBkUMvUU1EEAU6JDp9Ac0TXWho4TaaOc4bSn/hPXInFeSxzmGuj2eC+dFG4DeQ0iKLjUgC uV9vzNCO4wTtODiStHxf/nDcyXJe3PlKI4TMkbrx4UVaCdyzuDsae1tKKVMvBtUjSRZqYmZHKo/ KT9cWoH7ElUS7EpbA0VbTKSTHZqAOGW7wRZNDJNZtpZhOsKLg/2+XRkMJDbVGtF0I0RNVoD2cdK V698RJMFUsPatQD5566ATay7G2gUVl9eSEmFFA51b9R+FXrF4IBx3kz/vMRigsyT3pNrLh3xT7c PcwcVtMXP4goQGIeT7QZ/+JDfBF4386eT1zKSeiIkyhNA== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771421007; b=J+3V9E84ujmD7q0YxXxoDwWqr/XSnzk4isOdUglYJRMZ+dHOO0c/KJLkiTia7DdhfjKavwwk PQ+p+SbZ/zo1ewFVyNX62YADQxUySf3nL/OtfIDuHNkyNabvIuW9OZ2QQMLggKb/pjA9wYQocxn gB77z4sHEpvY0Big7FgElxOpSwZGyjN85anLUZ4seVmSMbFId02Rt7XYpQpnjY+r3F0j88HLDkZ 4QPGHbkX2GU3cNx8mRsDHnJlR8AN+cI7C/hz0vlQBVLrIl599H3xd7m4Sui2Z1g7IdLL+9DZ1c5 b07Tx78dMz22ke6mCUzvEqlNArwkJQe/xucQ15vgz4uTA== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay49-hz3.antispameurope.com; Wed, 18 Feb 2026 14:23:27 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out03-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 39FA4CC0CC4; Wed, 18 Feb 2026 14:23:13 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] ARM: dts: imx6qdl-tqma6: add boot phase properties Date: Wed, 18 Feb 2026 14:22:24 +0100 Message-ID: <20260218132228.32056-4-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260218132228.32056-1-Max.Merchel@ew.tq-group.com> References: <20260218132228.32056-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-cloud-security-sender:max.merchel@ew.tq-group.com X-cloud-security-recipient:imx@lists.linux.dev X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype:outbound X-cloud-security-Virusscan:CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay49-hz3.antispameurope.com with 4fGHJP11XQz3yb9j X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest:cf7061861399f4e6f66565e8def3d525 X-cloud-security:scantime:1.925 DKIM-Signature: a=rsa-sha256; bh=8Zcx4Gwsq0t5HYafz2dIuwiCTKeT7XB0utiZMiUPk6Y=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771421007; v=1; b=mZgFO3tlAga131UfyutC58XyxZ7p2LUgtcK8vZaMON3dy2pvSWcrpPLdimwYVAXaW+WuGkzP hyCAs/VgtFPqNURPXURxUUgDYYGU9lCCvl1HvXOzH1ScxiSmPWyV+Ly7467M3cOIhKPiQ2nfvZ9 FU7tnGHkcW/pNaDcYt+FpVAkk0+Tqz/wHBQefxQbaF4vRgIIsB8SYaXZoJe7hkfsMtgEJtvdCx1 0uGAgw/NbiU6V0IjoqxrEP7uQRth8K2fCgIuqnNYt6GkOg6Io+VrPIForsy9klLKh10ZLtRDJWf x3KIj4HfRZR86y2rz5XZVRuxrHPexCas22Plll6jughYA== Add boot phase properties to TQMa6 device trees. Signed-off-by: Max Merchel --- arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6.dtsi | 11 +++++++++++ arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6a.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6b.dtsi | 2 ++ 3 files changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6.dtsi index 07492f63a1f8..14676d1d905a 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6.dtsi @@ -11,6 +11,7 @@ &ecspi1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_ecspi1>; cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>; + bootph-pre-ram; status = "okay"; m25p80: flash@0 { @@ -19,6 +20,7 @@ m25p80: flash@0 { spi-max-frequency = <50000000>; vcc-supply = <&sw4_reg>; m25p,fast-read; + bootph-pre-ram; partitions { compatible = "fixed-partitions"; @@ -28,6 +30,10 @@ partitions { }; }; +&gpio3 { + bootph-pre-ram; +}; + &iomuxc { pinctrl_ecspi1: ecspi1grp { fsl,pins = < @@ -38,6 +44,7 @@ MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb099 /* eCSPI1 SS1 */ MX6QDL_PAD_EIM_D19__GPIO3_IO19 0xb099 >; + bootph-pre-ram; }; pinctrl_i2c1: i2c1grp { @@ -45,6 +52,7 @@ pinctrl_i2c1: i2c1grp { MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b899 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b899 >; + bootph-pre-ram; }; pinctrl_i2c1_recovery: i2c1recoverygrp { @@ -73,6 +81,7 @@ MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059 MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059 MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059 >; + bootph-all; }; }; @@ -117,6 +126,7 @@ sw4_reg: sw4 { regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; + bootph-pre-ram; }; reg_5v_600mA: swbst { @@ -186,6 +196,7 @@ &usdhc3 { bus-width = <8>; #address-cells = <1>; #size-cells = <0>; + bootph-all; status = "okay"; mmccard: mmccard@0 { diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6a.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6a.dtsi index 1251749a8dd0..67f8f59aff5a 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6a.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6a.dtsi @@ -20,6 +20,7 @@ &i2c1 { scl-gpios = <&gpio5 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios = <&gpio5 26 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; clock-frequency = <100000>; + bootph-pre-ram; status = "okay"; pmic: pmic@8 { diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6b.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6b.dtsi index 7f526f39e0f2..db552802554d 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6b.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tqma6b.dtsi @@ -13,6 +13,7 @@ &i2c3 { scl-gpios = <&gpio1 5 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios = <&gpio1 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; clock-frequency = <100000>; + bootph-pre-ram; status = "okay"; pmic: pmic@8 { @@ -40,6 +41,7 @@ pinctrl_i2c3: i2c3grp { MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b899 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b899 >; + bootph-pre-ram; }; pinctrl_i2c3_recovery: i2c3recoverygrp { -- 2.43.0