From mboxrd@z Thu Jan 1 00:00:00 1970 From: ykzhao Subject: Re: [Intel gfx][i-g-t PATCH 4/4] tests/gem_media_fill: the assembly code for the shader used in the case Date: Fri, 29 Nov 2013 15:36:47 +0800 Message-ID: <1385710607.2109.1.camel@genxdev-ykzhao.sh.intel.com> References: <1385708236-29833-1-git-send-email-haihao.xiang@intel.com> <1385708236-29833-4-git-send-email-haihao.xiang@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mga03.intel.com (mga03.intel.com [143.182.124.21]) by gabe.freedesktop.org (Postfix) with ESMTP id 3DFC7FAAA6 for ; Thu, 28 Nov 2013 23:31:38 -0800 (PST) In-Reply-To: <1385708236-29833-4-git-send-email-haihao.xiang@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org To: "Xiang, Haihao" Cc: "intel-gfx@lists.freedesktop.org" List-Id: intel-gfx@lists.freedesktop.org On Thu, 2013-11-28 at 23:57 -0700, Xiang, Haihao wrote: > From: "Xiang, Haihao" > > The code is for reference only > > Signed-off-by: Xiang, Haihao > --- > shaders/media/README | 6 ++++++ > shaders/media/media_fill.gxa | 30 ++++++++++++++++++++++++++++++ > 2 files changed, 36 insertions(+) > create mode 100644 shaders/media/README > create mode 100644 shaders/media/media_fill.gxa > > diff --git a/shaders/media/README b/shaders/media/README > new file mode 100644 > index 0000000..334106c > --- /dev/null > +++ b/shaders/media/README > @@ -0,0 +1,6 @@ > +These files are here for reference only. > + > +Commands used to generate the shader on gen8 > +$> m4 media_fill.gxa > media_fill.gxm > +$> intel-gen4asm -g 8 -o media_fill.gxm > + > diff --git a/shaders/media/media_fill.gxa b/shaders/media/media_fill.gxa > new file mode 100644 > index 0000000..d2931d4 > --- /dev/null > +++ b/shaders/media/media_fill.gxa > @@ -0,0 +1,30 @@ > +/* > + * Registers > + * g0 -- header > + * g1 -- constant > + * g2 -- inline data > + * g3 -- reserved > + * g4-g12 message payload > + */ > +define(`ORIG', `g2.0<2,2,1>UD') > +define(`COLOR', `g1.0') > +define(`COLORUB', `COLOR<0,1,0>UB') > +define(`COLORUD', `COLOR<0,1,0>UD') > + > +mov(4) COLOR<1>UB COLORUB {align1}; > + > +/* WRITE */ > +mov(8) g4.0<1>UD g0.0<8,8,1>UD {align1}; > +mov(2) g4.0<1>UD ORIG {align1}; > +mov(1) g4.8<1>UD 0x000f000fUD {align1}; > + > +mov(16) g5.0<1>UD COLORUD {align1 compr}; > +mov(16) g7.0<1>UD COLORUD {align1 compr}; > +mov(16) g9.0<1>UD COLORUD {align1 compr}; > +mov(16) g11.0<1>UD COLORUD {align1 compr}; > + > +send(16) 4 acc0<1>UW null write(0, 0, 10, 0) mlen 9 rlen 0 {align1}; > + > +/* EOT */ > +mov(8) g4.0<1>UD g0.0<8,8,1>UD {align1}; > +send(16) 4 acc0<1>UW null thread_spawner(0, 0, 1) mlen 1 rlen 0 {align1 EOT}; Based on the spec the send with EOT flag should use the register space r112-r127 for . So 4 had better be changed as 127. Thanks. Yakui