From mboxrd@z Thu Jan  1 00:00:00 1970
From: Paulo Zanoni <przanoni@gmail.com>
Subject: [PATCH 4/4] drm/i915: don't set the FBC plane select
	bits on HSW+
Date: Thu, 11 Jun 2015 16:02:27 -0300
Message-ID: <1434049347-2100-5-git-send-email-przanoni@gmail.com>
References: <1434049347-2100-1-git-send-email-przanoni@gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mail-qg0-f67.google.com (mail-qg0-f67.google.com
 [209.85.192.67])
 by gabe.freedesktop.org (Postfix) with ESMTP id DFF616E56B
 for <intel-gfx@lists.freedesktop.org>; Thu, 11 Jun 2015 12:03:33 -0700 (PDT)
Received: by qgdq107 with SMTP id q107so1821824qgd.2
 for <intel-gfx@lists.freedesktop.org>; Thu, 11 Jun 2015 12:03:33 -0700 (PDT)
In-Reply-To: <1434049347-2100-1-git-send-email-przanoni@gmail.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

RnJvbTogUGF1bG8gWmFub25pIDxwYXVsby5yLnphbm9uaUBpbnRlbC5jb20+CgpUaGlzIGNvbW1p
dCBpcyBqdXN0IHRvIG1ha2UgdGhlIGludGVudGlvbnMgZXhwbGljaXQ6IG9uIEhTVysgdGhlc2UK
Yml0cyBhcmUgTUJaLCBidXQgc2luY2Ugd2Ugb25seSBzdXBwb3J0IHBsYW5lIEEgYW5kIHRoZSBt
YWNybwpldmFsdWF0ZXMgdG8gemVybyB3aGVuIHBsYW5lIEEgaXMgdGhlIHBhcmFtZXRlciwgd2Un
cmUgbm90IGZpeGluZyBhbnkKYnVnLgoKU2lnbmVkLW9mZi1ieTogUGF1bG8gWmFub25pIDxwYXVs
by5yLnphbm9uaUBpbnRlbC5jb20+Ci0tLQogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZmJj
LmMgfCA3ICsrKysrLS0KIDEgZmlsZSBjaGFuZ2VkLCA1IGluc2VydGlvbnMoKyksIDIgZGVsZXRp
b25zKC0pCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZmJjLmMgYi9k
cml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9mYmMuYwppbmRleCA5YjMwMGJkLi44Yjk4MGU1IDEw
MDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9mYmMuYworKysgYi9kcml2ZXJz
L2dwdS9kcm0vaTkxNS9pbnRlbF9mYmMuYwpAQCAtMjU4LDExICsyNTgsMTQgQEAgc3RhdGljIHZv
aWQgZ2VuN19mYmNfZW5hYmxlKHN0cnVjdCBkcm1fY3J0YyAqY3J0YykKIAlzdHJ1Y3QgZHJtX2Zy
YW1lYnVmZmVyICpmYiA9IGNydGMtPnByaW1hcnktPmZiOwogCXN0cnVjdCBkcm1faTkxNV9nZW1f
b2JqZWN0ICpvYmogPSBpbnRlbF9mYl9vYmooZmIpOwogCXN0cnVjdCBpbnRlbF9jcnRjICppbnRl
bF9jcnRjID0gdG9faW50ZWxfY3J0YyhjcnRjKTsKLQl1MzIgZHBmY19jdGw7CisJdTMyIGRwZmNf
Y3RsID0gMDsKIAogCWRldl9wcml2LT5mYmMuZW5hYmxlZCA9IHRydWU7CiAKLQlkcGZjX2N0bCA9
IElWQl9EUEZDX0NUTF9QTEFORShpbnRlbF9jcnRjLT5wbGFuZSk7CisKKwlpZiAoSVNfSVZZQlJJ
REdFKGRldikpCisJCWRwZmNfY3RsIHw9IElWQl9EUEZDX0NUTF9QTEFORShpbnRlbF9jcnRjLT5w
bGFuZSk7CisKIAlpZiAoZHJtX2Zvcm1hdF9wbGFuZV9jcHAoZmItPnBpeGVsX2Zvcm1hdCwgMCkg
PT0gMikKIAkJZGV2X3ByaXYtPmZiYy50aHJlc2hvbGQrKzsKIAotLSAKMi4xLjQKCl9fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5n
IGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMuZnJlZWRl
c2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg==