From mboxrd@z Thu Jan  1 00:00:00 1970
From: Mika Kahola <mika.kahola@intel.com>
Subject: [PATCH 0/9] drm/i915: Check pixel clock when setting
	mode
Date: Fri,  3 Jul 2015 14:35:48 +0300
Message-ID: <1435923357-3821-1-git-send-email-mika.kahola@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga14.intel.com (mga14.intel.com [192.55.52.115])
 by gabe.freedesktop.org (Postfix) with ESMTP id 7FF844A055
 for <intel-gfx@lists.freedesktop.org>; Fri,  3 Jul 2015 04:34:08 -0700 (PDT)
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

RnJvbSBFRElEIHdlIGNhbiByZWFkIGFuZCByZXF1ZXN0IGhpZ2hlciBwaXhlbCBjbG9jayB0aGFu
Cm91ciBIVyBjYW4gc3VwcG9ydC4gVGhpcyBzZXQgb2YgcGF0Y2hlcyBhZGQgY2hlY2tzIGlmCnJl
cXVlc3RlZCBwaXhlbCBjbG9jayBpcyBsb3dlciB0aGFuIHRoZSBvbmUgc3VwcG9ydGVkIGJ5IHRo
ZSBIVy4KVGhlIHJlcXVlc3RlZCBtb2RlIGlzIGRpc2NhcmRlZCBpZiB3ZSBjYW5ub3Qgc3VwcG9y
dCB0aGUgcmVxdWVzdGVkCnBpeGVsIGNsb2NrLiBGb3IgZXhhbXBsZSBmb3IgQ2hlcnJ5dmlldwoK
J2N2dCAyNTYwIDE2MDAgNjAnIGdpdmVzCgojIDI1NjB4MTYwMCA1OS45OSBIeiAoQ1ZUIDQuMTBN
QSkgaHN5bmM6IDk5LjQ2IGtIejsgcGNsazogMzQ4LjUwIE1IegpNb2RlbGluZSAiMjU2MHgxNjAw
XzYwLjAwIiAgMzQ4LjUwICAyNTYwIDI3NjAgMzAzMiAzNTA0ICAxNjAwIDE2MDMgMTYwOSAxNjU4
IC1oc3luYyArdnN5bmMKCndoZXJlIHBpeGVsIGNsb2NrIDM0OC41MCBNSHogaXMgaGlnaGVyIHRo
YW4gdGhlIHN1cHBvcnRlZCAzMDQgTUh6LgoKVGhlIGNoZWNrcyBhcmUgaW1wbGVtZW50ZWQgZm9y
IERpc3BsYXlQb3J0LCBIRE1JLCBMVkRTLCBEVk8sIFNEVk8sIERTSSwKQ1JULCBUViwgYW5kIERQ
LU1TVC4KCk1pa2EgS2Fob2xhICg5KToKICBkcm0vaTkxNTogQ2hlY2sgcGl4ZWwgY2xvY2sgd2hl
biBzZXR0aW5nIG1vZGUgZm9yIERQCiAgZHJtL2k5MTU6IENoZWNrIHBpeGVsIGNsb2NrIHdoZW4g
c2V0dGluZyBtb2RlIGZvciBIRE1JCiAgZHJtL2k5MTU6IENoZWNrIHBpeGVsIGNsb2NrIHdoZW4g
c2V0dGluZyBtb2RlIGZvciBMVkRTCiAgZHJtL2k5MTU6IENoZWNrIHBpeGVsIGNsb2NrIHdoZW4g
c2V0dGluZyBtb2RlIGZvciBEVk8KICBkcm0vaTkxNTogQ2hlY2sgcGl4ZWwgY2xvY2sgd2hlbiBz
ZXR0aW5nIG1vZGUgZm9yIFNEVk8KICBkcm0vaTkxNTogQ2hlY2sgcGl4ZWwgY2xvY2sgd2hlbiBz
ZXR0aW5nIG1vZGUgZm9yIERTSQogIGRybS9pOTE1OiBDaGVjayBwaXhlbCBjbG9jayB3aGVuIHNl
dHRpbmcgbW9kZSBmb3IgQ1JUCiAgZHJtL2k5MTU6IENoZWNrIHBpeGVsIGNsb2NrIHdoZW4gc2V0
dGluZyBtb2RlIGZvciBUVgogIGRybS9pOTE1OiBDaGVjayBwaXhlbCBjbG9jayB3aGVuIHNldHRp
bmcgbW9kZSBmb3IgRFAtTVNUCgogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfY3J0LmMgICAg
fCAyNCArKysrKysrKysrKysrKysrKysrKysrKy0KIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVs
X2RwLmMgICAgIHwgMjUgKysrKysrKysrKysrKysrKysrKysrKysrLQogZHJpdmVycy9ncHUvZHJt
L2k5MTUvaW50ZWxfZHBfbXN0LmMgfCAyOCArKysrKysrKysrKysrKysrKysrKysrKysrKysrCiBk
cml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kc2kuYyAgICB8IDI0ICsrKysrKysrKysrKysrKysr
KysrKysrKwogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHZvLmMgICAgfCAyMSArKysrKysr
KysrKysrKysrKysrKy0KIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hkbWkuYyAgIHwgMjgg
KysrKysrKysrKysrKysrKysrKysrKysrKysrLQogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxf
bHZkcy5jICAgfCAxOCArKysrKysrKysrKysrKysrKysKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2lu
dGVsX3Nkdm8uYyAgIHwgMjEgKysrKysrKysrKysrKysrKysrKysrCiBkcml2ZXJzL2dwdS9kcm0v
aTkxNS9pbnRlbF90di5jICAgICB8IDIxICsrKysrKysrKysrKysrKysrKysrKwogOSBmaWxlcyBj
aGFuZ2VkLCAyMDYgaW5zZXJ0aW9ucygrKSwgNCBkZWxldGlvbnMoLSkKCi0tIAoxLjkuMQoKX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KSW50ZWwtZ2Z4IG1h
aWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHA6Ly9saXN0cy5m
cmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK