From mboxrd@z Thu Jan  1 00:00:00 1970
From: Imre Deak <imre.deak@intel.com>
Subject: [PATCH 1/2] drm/i915: access the PP_CONTROL reg only
	pre GEN5
Date: Thu,  3 Sep 2015 16:24:35 +0300
Message-ID: <1441286676-26630-1-git-send-email-imre.deak@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga03.intel.com (mga03.intel.com [134.134.136.65])
 by gabe.freedesktop.org (Postfix) with ESMTP id 1DCDD7A007
 for <intel-gfx@lists.freedesktop.org>; Thu,  3 Sep 2015 06:24:39 -0700 (PDT)
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

VGhpcyByZWdpc3RlciBleGlzdHMgb25seSBwcmUgR0VONSwgYnV0IGF0bSB3ZSBhbHNvIGFjY2Vz
cyBpdCBvbgpWTFYvQlhUL0NIVi4gUHJldmVudCBhY2Nlc3NpbmcgaXQgb24gdGhlc2UgbGF0dGVy
IHBsYXRmb3Jtcy4KClNpZ25lZC1vZmYtYnk6IEltcmUgRGVhayA8aW1yZS5kZWFrQGludGVsLmNv
bT4KLS0tCiBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9sdmRzLmMgfCAyICstCiAxIGZpbGUg
Y2hhbmdlZCwgMSBpbnNlcnRpb24oKyksIDEgZGVsZXRpb24oLSkKCmRpZmYgLS1naXQgYS9kcml2
ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9sdmRzLmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRl
bF9sdmRzLmMKaW5kZXggMDc5NGRjOC4uYTE2MzA4YSAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaW50ZWxfbHZkcy5jCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2x2
ZHMuYwpAQCAtOTU1LDcgKzk1NSw3IEBAIHZvaWQgaW50ZWxfbHZkc19pbml0KHN0cnVjdCBkcm1f
ZGV2aWNlICpkZXYpCiAJaWYgKEhBU19QQ0hfU1BMSVQoZGV2KSkgewogCQlJOTE1X1dSSVRFKFBD
SF9QUF9DT05UUk9MLAogCQkJICAgSTkxNV9SRUFEKFBDSF9QUF9DT05UUk9MKSB8IFBBTkVMX1VO
TE9DS19SRUdTKTsKLQl9IGVsc2UgeworCX0gZWxzZSBpZiAoSU5URUxfSU5GTyhkZXZfcHJpdikt
PmdlbiA8IDUpIHsKIAkJSTkxNV9XUklURShQUF9DT05UUk9MLAogCQkJICAgSTkxNV9SRUFEKFBQ
X0NPTlRST0wpIHwgUEFORUxfVU5MT0NLX1JFR1MpOwogCX0KLS0gCjIuMS40CgpfX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBs
aXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cDovL2xpc3RzLmZyZWVkZXNr
dG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVsLWdmeAo=