From: Zhi Wang <zhi.a.wang@intel.com>
To: intel-gfx@lists.freedesktop.org, igvt-g@lists.01.org
Cc: daniel.vetter@ffwll.ch, david.j.cowperthwaite@intel.com,
zhiyuan.lv@intel.com
Subject: [RFCv2 PATCH 00/14] gvt: Hacking i915 for GVT context requirement
Date: Thu, 18 Feb 2016 19:42:07 +0800 [thread overview]
Message-ID: <1455795741-3487-1-git-send-email-zhi.a.wang@intel.com> (raw)
This patchset is used to discuss and finalize the i915 changes required by
GVT context. Previously we have discussed about how to hack i915 to meet
GVT context requirement, and thanks for the idea and comments.
In this patchset, mostly it refactors the existing i915 APIs, spliting the
hard-coded assumptions from its core logic, keep these assumptions in the
high level wrapper and make the core logic much more flexible and config-
urable, which is able to be used by GVT context creation and submission.
Mostly it based on Daniel's and Kevin's idea here:
http://www.spinics.net/lists/intel-gfx/msg87750.html
http://www.spinics.net/lists/intel-gfx/msg87745.html
And also it incldues the two v2 patches which have addresses the comments
from Joonas
Previous patches reviewed here:
drm/i915/gvt: Introduce the basic architecture of GVT-g:
http://www.spinics.net/lists/intel-gfx/msg86739.html
drm/i915: Introduce host graphics memory/fence partition for GVT-g
http://www.spinics.net/lists/intel-gfx/msg87132.html
Acknowledgment
---------------
iGVT-g implementation is several years effort and many people
contributed to the code. There names are not here yet. In later formal
patchset we will reflect individual's contribution.
Meanwhile, in the previous iGVT-g related discussion, Daniel, Chris
and Joonas ever gave very good inputs. We appreciate them and look
forward to more comments/suggestions from community.
We are trying to get more familiar with i915 and willing to adopt
suggestions to keep improving. We hope to work with community together
to make iGVT-g a great component in i915 to support graphics
virtualization. Thanks!
Bing Niu (1):
drm/i915: Introduce host graphics memory/fence partition for GVT-g
Zhi Wang (13):
drm/i915: factor out i915_pvinfo.h
drm/i915/gvt: Introduce the basic architecture of GVT-g
drm/i915: factor out alloc_context_idr() and
__i915_gem_create_context()
drm/i915: factor out __create_legacy_hw_context()
drm/i915: let __i915_gem_context_create() takes context creation
params
drm/i915: factor out __intel_lr_context_deferred_alloc()
drm/i915: Support per-PPGTT address space mode
drm/i915: generate address mode bit from PPGTT instance
drm/i915: update PDPs by condition when submit the LRC context
drm/i915: Introduce execlist context status change notification
drm/i915: factor out execlists_i915_pick_requests()
drm/i915: Support context single submission when GVT is active
drm/i915: Introduce GVT context creation API
drivers/gpu/drm/i915/Kconfig | 15 ++
drivers/gpu/drm/i915/Makefile | 2 +
drivers/gpu/drm/i915/gvt/Makefile | 5 +
drivers/gpu/drm/i915/gvt/debug.h | 57 +++++
drivers/gpu/drm/i915/gvt/gvt.c | 397 ++++++++++++++++++++++++++++++++
drivers/gpu/drm/i915/gvt/gvt.h | 100 ++++++++
drivers/gpu/drm/i915/gvt/hypercall.h | 30 +++
drivers/gpu/drm/i915/gvt/mpt.h | 34 +++
drivers/gpu/drm/i915/gvt/params.c | 44 ++++
drivers/gpu/drm/i915/gvt/params.h | 37 +++
drivers/gpu/drm/i915/gvt/reg.h | 34 +++
drivers/gpu/drm/i915/i915_dma.c | 14 ++
drivers/gpu/drm/i915/i915_drv.h | 52 +++++
drivers/gpu/drm/i915/i915_gem.c | 4 +-
drivers/gpu/drm/i915/i915_gem_context.c | 204 +++++++++++-----
drivers/gpu/drm/i915/i915_gem_gtt.c | 85 ++++---
drivers/gpu/drm/i915/i915_gem_gtt.h | 3 +
drivers/gpu/drm/i915/i915_gvt.c | 93 ++++++++
drivers/gpu/drm/i915/i915_gvt.h | 49 ++++
drivers/gpu/drm/i915/i915_pvinfo.h | 113 +++++++++
drivers/gpu/drm/i915/i915_vgpu.c | 21 +-
drivers/gpu/drm/i915/i915_vgpu.h | 86 +------
drivers/gpu/drm/i915/intel_lrc.c | 225 +++++++++++++-----
drivers/gpu/drm/i915/intel_lrc.h | 15 ++
24 files changed, 1477 insertions(+), 242 deletions(-)
create mode 100644 drivers/gpu/drm/i915/gvt/Makefile
create mode 100644 drivers/gpu/drm/i915/gvt/debug.h
create mode 100644 drivers/gpu/drm/i915/gvt/gvt.c
create mode 100644 drivers/gpu/drm/i915/gvt/gvt.h
create mode 100644 drivers/gpu/drm/i915/gvt/hypercall.h
create mode 100644 drivers/gpu/drm/i915/gvt/mpt.h
create mode 100644 drivers/gpu/drm/i915/gvt/params.c
create mode 100644 drivers/gpu/drm/i915/gvt/params.h
create mode 100644 drivers/gpu/drm/i915/gvt/reg.h
create mode 100644 drivers/gpu/drm/i915/i915_gvt.c
create mode 100644 drivers/gpu/drm/i915/i915_gvt.h
create mode 100644 drivers/gpu/drm/i915/i915_pvinfo.h
--
1.9.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2016-02-18 11:44 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-18 11:42 Zhi Wang [this message]
2016-02-18 11:42 ` [RFCv2 01/14] drm/i915: factor out i915_pvinfo.h Zhi Wang
2016-02-22 13:23 ` Joonas Lahtinen
2016-02-23 2:40 ` Zhi Wang
2016-02-18 11:42 ` [RFCv2 02/14] drm/i915/gvt: Introduce the basic architecture of GVT-g Zhi Wang
2016-02-23 12:42 ` Joonas Lahtinen
2016-02-24 7:45 ` Tian, Kevin
2016-02-25 11:24 ` Joonas Lahtinen
2016-02-26 5:58 ` Zhi Wang
2016-02-23 12:53 ` Joonas Lahtinen
2016-02-24 7:50 ` Tian, Kevin
2016-02-24 8:08 ` Tian, Kevin
2016-02-26 5:38 ` Zhi Wang
2016-02-18 11:42 ` [RFCv2 03/14] drm/i915: Introduce host graphics memory/fence partition for GVT-g Zhi Wang
2016-02-23 13:16 ` Joonas Lahtinen
2016-02-23 13:23 ` Zhi Wang
2016-02-24 7:42 ` Tian, Kevin
2016-02-25 13:13 ` Joonas Lahtinen
2016-02-26 5:21 ` Zhi Wang
2016-02-26 13:54 ` Joonas Lahtinen
2016-02-23 13:26 ` Joonas Lahtinen
2016-02-24 8:22 ` Tian, Kevin
2016-02-26 5:29 ` Zhi Wang
2016-02-18 11:42 ` [RFCv2 04/14] drm/i915: factor out alloc_context_idr() and __i915_gem_create_context() Zhi Wang
2016-02-24 8:27 ` Tian, Kevin
2016-02-18 11:42 ` [RFCv2 05/14] drm/i915: factor out __create_legacy_hw_context() Zhi Wang
2016-02-18 11:42 ` [RFCv2 06/14] drm/i915: let __i915_gem_context_create() takes context creation params Zhi Wang
2016-02-24 8:35 ` Tian, Kevin
2016-02-18 11:42 ` [RFCv2 07/14] drm/i915: factor out __intel_lr_context_deferred_alloc() Zhi Wang
2016-02-24 8:37 ` Tian, Kevin
2016-02-18 11:42 ` [RFCv2 08/14] drm/i915: Support per-PPGTT address space mode Zhi Wang
2016-02-24 8:47 ` Tian, Kevin
2016-02-18 11:42 ` [RFCv2 09/14] drm/i915: generate address mode bit from PPGTT instance Zhi Wang
2016-02-18 11:42 ` [RFCv2 10/14] drm/i915: update PDPs by condition when submit the LRC context Zhi Wang
2016-02-24 8:49 ` Tian, Kevin
2016-02-25 15:02 ` Wang, Zhi A
2016-02-26 13:49 ` Joonas Lahtinen
2016-02-18 11:42 ` [RFCv2 11/14] drm/i915: Introduce execlist context status change notification Zhi Wang
2016-02-18 11:42 ` [RFCv2 12/14] drm/i915: factor out execlists_i915_pick_requests() Zhi Wang
2016-02-18 11:42 ` [RFCv2 13/14] drm/i915: Support context single submission when GVT is active Zhi Wang
2016-02-24 8:52 ` Tian, Kevin
2016-02-18 11:42 ` [RFCv2 14/14] drm/i915: Introduce GVT context creation API Zhi Wang
2016-02-18 12:02 ` ✗ Fi.CI.BAT: failure for gvt: Hacking i915 for GVT context requirement Patchwork
2016-02-24 8:55 ` [RFCv2 PATCH 00/14] " Tian, Kevin
2016-02-24 9:18 ` Wang, Zhi A
2016-02-24 9:38 ` Tian, Kevin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1455795741-3487-1-git-send-email-zhi.a.wang@intel.com \
--to=zhi.a.wang@intel.com \
--cc=daniel.vetter@ffwll.ch \
--cc=david.j.cowperthwaite@intel.com \
--cc=igvt-g@lists.01.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=zhiyuan.lv@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).