From mboxrd@z Thu Jan  1 00:00:00 1970
From: Yetunde Adebisi <yetundex.adebisi@intel.com>
Subject: [PATCH 1/3] drm/dp: Add definition for Display Control
	DPCD Registers capability size
Date: Wed, 30 Mar 2016 15:27:19 +0100
Message-ID: <1459348041-28165-2-git-send-email-yetundex.adebisi@intel.com>
References: <1459348041-28165-1-git-send-email-yetundex.adebisi@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1459348041-28165-1-git-send-email-yetundex.adebisi@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: Yetunde Adebisi <yetundex.adebisi@intel.com>, Jani Nikula <jani.nikula@intel.com>, isg-gms@eclists.intel.com, dri-devel@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

VGhpcyBpcyB1c2VkIHdoZW4gcmVhZGluZyBEaXNwbGF5IENvbnRyb2wgY2FwYWJpbGl0eSBSZWdp
c3RlcnMgb24gdGhlIHNpbmsKZGV2aWNlLgoKY2M6IEphbmkgTmlrdWxhIDxqYW5pLm5pa3VsYUBp
bnRlbC5jb20+CmNjOiBkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnClNpZ25lZC1vZmYt
Ynk6IFlldHVuZGUgQWRlYmlzaSA8eWV0dW5kZXguYWRlYmlzaUBpbnRlbC5jb20+Ci0tLQogaW5j
bHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oIHwgMSArCiAxIGZpbGUgY2hhbmdlZCwgMSBpbnNlcnRp
b24oKykKCmRpZmYgLS1naXQgYS9pbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmggYi9pbmNsdWRl
L2RybS9kcm1fZHBfaGVscGVyLmgKaW5kZXggMTI1MjEwOC4uOTJkOWE1MiAxMDA2NDQKLS0tIGEv
aW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oCisrKyBiL2luY2x1ZGUvZHJtL2RybV9kcF9oZWxw
ZXIuaApAQCAtNjIxLDYgKzYyMSw3IEBAIHU4IGRybV9kcF9nZXRfYWRqdXN0X3JlcXVlc3RfcHJl
X2VtcGhhc2lzKGNvbnN0IHU4IGxpbmtfc3RhdHVzW0RQX0xJTktfU1RBVFVTX1NJCiAjZGVmaW5l
IERQX0JSQU5DSF9PVUlfSEVBREVSX1NJWkUJMHhjCiAjZGVmaW5lIERQX1JFQ0VJVkVSX0NBUF9T
SVpFCQkweGYKICNkZWZpbmUgRURQX1BTUl9SRUNFSVZFUl9DQVBfU0laRQkyCisjZGVmaW5lIEVE
UF9ESVNQTEFZX0NUTF9DQVBfU0laRQkzCiAKIHZvaWQgZHJtX2RwX2xpbmtfdHJhaW5fY2xvY2tf
cmVjb3ZlcnlfZGVsYXkoY29uc3QgdTggZHBjZFtEUF9SRUNFSVZFUl9DQVBfU0laRV0pOwogdm9p
ZCBkcm1fZHBfbGlua190cmFpbl9jaGFubmVsX2VxX2RlbGF5KGNvbnN0IHU4IGRwY2RbRFBfUkVD
RUlWRVJfQ0FQX1NJWkVdKTsKLS0gCjEuOS4zCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0
cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9s
aXN0aW5mby9pbnRlbC1nZngK