* [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR
@ 2016-04-15 19:32 Imre Deak
2016-04-18 8:15 ` Patrik Jakobsson
0 siblings, 1 reply; 4+ messages in thread
From: Imre Deak @ 2016-04-15 19:32 UTC (permalink / raw)
To: intel-gfx
The workaround added in c6782b76d31a ("drm/i915/gen9: Reset secondary power
well requests left on by DMC/KVMR") needs to be applied on Kabylake too as
shown by the corresponding timeout errors about power well 1 and MISC IO
power well disabling in the latest CI run.
CC: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
---
drivers/gpu/drm/i915/intel_runtime_pm.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c
index 259f66f..1242fb5 100644
--- a/drivers/gpu/drm/i915/intel_runtime_pm.c
+++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
@@ -709,7 +709,7 @@ static void skl_set_power_well(struct drm_i915_private *dev_priv,
DRM_DEBUG_KMS("Disabling %s\n", power_well->name);
}
- if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv))
+ if (IS_GEN9(dev_priv))
gen9_sanitize_power_well_requests(dev_priv, power_well);
}
--
2.5.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR
2016-04-15 19:32 [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR Imre Deak
@ 2016-04-18 8:15 ` Patrik Jakobsson
2016-04-18 8:19 ` Imre Deak
2016-04-18 17:31 ` Imre Deak
0 siblings, 2 replies; 4+ messages in thread
From: Patrik Jakobsson @ 2016-04-18 8:15 UTC (permalink / raw)
To: Imre Deak; +Cc: intel-gfx
On Fri, Apr 15, 2016 at 10:32:58PM +0300, Imre Deak wrote:
> The workaround added in c6782b76d31a ("drm/i915/gen9: Reset secondary power
> well requests left on by DMC/KVMR") needs to be applied on Kabylake too as
> shown by the corresponding timeout errors about power well 1 and MISC IO
> power well disabling in the latest CI run.
>
> CC: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
> Signed-off-by: Imre Deak <imre.deak@intel.com>
Ok, so this seems to affect all DMC firmwares we have so far? Any news on the
bug report?
Reviewed-by: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
> ---
> drivers/gpu/drm/i915/intel_runtime_pm.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c
> index 259f66f..1242fb5 100644
> --- a/drivers/gpu/drm/i915/intel_runtime_pm.c
> +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
> @@ -709,7 +709,7 @@ static void skl_set_power_well(struct drm_i915_private *dev_priv,
> DRM_DEBUG_KMS("Disabling %s\n", power_well->name);
> }
>
> - if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv))
> + if (IS_GEN9(dev_priv))
> gen9_sanitize_power_well_requests(dev_priv, power_well);
> }
>
> --
> 2.5.0
>
--
Intel Sweden AB Registered Office: Knarrarnasgatan 15, 164 40 Kista, Stockholm, Sweden Registration Number: 556189-6027
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR
2016-04-18 8:15 ` Patrik Jakobsson
@ 2016-04-18 8:19 ` Imre Deak
2016-04-18 17:31 ` Imre Deak
1 sibling, 0 replies; 4+ messages in thread
From: Imre Deak @ 2016-04-18 8:19 UTC (permalink / raw)
To: Patrik Jakobsson; +Cc: intel-gfx
On ma, 2016-04-18 at 10:15 +0200, Patrik Jakobsson wrote:
> On Fri, Apr 15, 2016 at 10:32:58PM +0300, Imre Deak wrote:
> > The workaround added in c6782b76d31a ("drm/i915/gen9: Reset
> > secondary power
> > well requests left on by DMC/KVMR") needs to be applied on Kabylake
> > too as
> > shown by the corresponding timeout errors about power well 1 and
> > MISC IO
> > power well disabling in the latest CI run.
> >
> > CC: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
> > Signed-off-by: Imre Deak <imre.deak@intel.com>
>
> Ok, so this seems to affect all DMC firmwares we have so far? Any news
> on the bug report?
The problem was confirmed, but it's not clear whether this will be
fixed in the firmware for SKL/BXT (since we can work around it in the
driver). We can hope for a fix on later platforms.
> Reviewed-by: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
>
> > ---
> > drivers/gpu/drm/i915/intel_runtime_pm.c | 2 +-
> > 1 file changed, 1
> > insertion(+), 1 deletion(-)
> >
> > diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c
> > index 259f66f..1242fb5 100644
> > --- a/drivers/gpu/drm/i915/intel_runtime_pm.c
> > +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
> > @@ -709,7 +709,7 @@ static void skl_set_power_well(struct drm_i915_private *dev_priv,
> > DRM_DEBUG_KMS("Disabling %s\n", power_well->name);
> > }
> >
> > - if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv))
> > + if (IS_GEN9(dev_priv))
> > gen9_sanitize_power_well_requests(dev_priv, power_well);
> > }
> >
> > --
> > 2.5.0
> >
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR
2016-04-18 8:15 ` Patrik Jakobsson
2016-04-18 8:19 ` Imre Deak
@ 2016-04-18 17:31 ` Imre Deak
1 sibling, 0 replies; 4+ messages in thread
From: Imre Deak @ 2016-04-18 17:31 UTC (permalink / raw)
To: Patrik Jakobsson, Jani Nikula, Daniel Vetter; +Cc: intel-gfx
On ma, 2016-04-18 at 10:15 +0200, Patrik Jakobsson wrote:
> On Fri, Apr 15, 2016 at 10:32:58PM +0300, Imre Deak wrote:
> > The workaround added in c6782b76d31a ("drm/i915/gen9: Reset
> > secondary power
> > well requests left on by DMC/KVMR") needs to be applied on Kabylake
> > too as
> > shown by the corresponding timeout errors about power well 1 and
> > MISC IO
> > power well disabling in the latest CI run.
> >
> > CC: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
> > Signed-off-by: Imre Deak <imre.deak@intel.com>
>
> Ok, so this seems to affect all DMC firmwares we have so far? Any
> news on the
> bug report?
>
> Reviewed-by: Patrik Jakobsson <patrik.jakobsson@linux.intel.com>
I pushed this to -dinq thanks for the review.
Jani, Daniel: I made a mistake pushing this before getting the CI
result. It wasn't either picked up by PW, so not sure about its status.
What can we do, revert/resubmit or wait for the next regular CI result?
Sorry for the mess,
Imre
> > ---
> > drivers/gpu/drm/i915/intel_runtime_pm.c | 2 +-
> > 1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c
> > b/drivers/gpu/drm/i915/intel_runtime_pm.c
> > index 259f66f..1242fb5 100644
> > --- a/drivers/gpu/drm/i915/intel_runtime_pm.c
> > +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
> > @@ -709,7 +709,7 @@ static void skl_set_power_well(struct
> > drm_i915_private *dev_priv,
> > DRM_DEBUG_KMS("Disabling %s\n",
> > power_well->name);
> > }
> >
> > - if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv))
> > + if (IS_GEN9(dev_priv))
> > gen9_sanitize_power_well_requests(dev_priv
> > , power_well);
> > }
> >
> > --
> > 2.5.0
> >
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2016-04-18 17:31 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-04-15 19:32 [PATCH] drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR Imre Deak
2016-04-18 8:15 ` Patrik Jakobsson
2016-04-18 8:19 ` Imre Deak
2016-04-18 17:31 ` Imre Deak
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox