From: Imre Deak <imre.deak@intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: intel-gfx@lists.freedesktop.org,
Valtteri Rantala <valtteri.rantala@intel.com>,
Eero Tamminen <eero.t.tamminen@intel.com>,
Michael T Frederick <michael.t.frederick@intel.com>
Subject: Re: [PATCH v2 2/2] drm/i915/bxt: Fix inadvertent CPU snooping due to incorrect MOCS config
Date: Tue, 26 Apr 2016 16:43:10 +0300 [thread overview]
Message-ID: <1461678190.18080.31.camel@intel.com> (raw)
In-Reply-To: <20160426132321.GL27856@nuc-i3427.alporthouse.com>
On ti, 2016-04-26 at 14:23 +0100, Chris Wilson wrote:
> On Tue, Apr 26, 2016 at 04:17:55PM +0300, Imre Deak wrote:
> > On ti, 2016-04-26 at 13:57 +0100, Chris Wilson wrote:
> > > On Tue, Apr 26, 2016 at 03:44:22PM +0300, Imre Deak wrote:
> > > > Setting a write-back cache policy in the MOCS entry definition
> > > > also
> > > > implies snooping, which has a considerable overhead. This is
> > > > unexpected for a few reasons:
> > >
> > > If it is snooping, then I don't see why it is undesirable to have
> > > it
> > > available in a mocs setting. If it is bogus and the bit is
> > > undefined,
> > > then by all means remove it.
> >
> > None of these entries are used alone for coherent surfaces. For
> > that
> > the application would have to use entry index#1 or #2 _and_ call
> > the
> > set caching IOCTL to set the corresponding buffer to be cached.
>
> No, the application doesn't. There are sufficent interfaces exposed
> that
> userspace can bypass the kernel if it so desired.
>
> > The
> > problem is that without setting the buffer to be cacheable the
> > expectation is that we won't be snooping and incur the
> > corresponding
> > overhead. This is what this patch addresses.
>
> Not true.
This is what we get running basic tests with current Mesa and UFO
drivers. They use entry #2 and do not expect snooping and the incurred
overhead. If they wanted a coherent surface they would have to call the
set caching IOCTL at least on VLV/CHV since on those platforms you
don't have a snooping flag in the MOCS, you have to set up the PTE
accordingly.
> > The bit is also bogus, if we wanted snooping via MOCS we'd use the
> > dedicated HW flag for that.
>
> But you keep saying this bit *enables* snooping. So either it does or
> it doesn't.
It enables snooping but that's just a side effect. WB certainly doesn't
make sense for BXT since this WB flag controls the cacheability in
(e)LLC which doesn't exist on BXT. We'd use the 'snooping' HW MOCS flag
for this purpose.
> > If we wanted to have a snooping MOCS entry we should add that
> > separately (as a forth entry), but we'd need this change as a fix
> > for
> > current users.
>
> The current users who are getting what they request but don't know
> what they were requesting?
They were requesting a non-coherent surface via MOCS entry #2.
--Imre
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2016-04-26 13:43 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-26 12:44 [PATCH v2 1/2] drm/i915/gen9: Clean up MOCS table definitions Imre Deak
2016-04-26 12:44 ` [PATCH v2 2/2] drm/i915/bxt: Fix inadvertent CPU snooping due to incorrect MOCS config Imre Deak
2016-04-26 12:57 ` Chris Wilson
2016-04-26 13:17 ` Imre Deak
2016-04-26 13:23 ` Chris Wilson
2016-04-26 13:43 ` Imre Deak [this message]
2016-04-26 13:58 ` Chris Wilson
2016-04-26 14:26 ` Eero Tamminen
2016-04-26 14:30 ` Daniel Vetter
2016-04-26 17:18 ` Eero Tamminen
2016-04-26 17:25 ` Frederick, Michael T
2016-04-27 13:25 ` Eero Tamminen
2016-04-27 14:53 ` Chris Wilson
2016-04-27 18:42 ` Dave Gordon
2016-04-29 8:01 ` Eero Tamminen
2016-04-26 17:57 ` Ville Syrjälä
2016-04-28 8:13 ` Daniel Vetter
2016-04-28 10:48 ` Ville Syrjälä
2016-04-28 14:44 ` Daniel Vetter
2016-04-28 17:21 ` Ville Syrjälä
2016-04-26 14:42 ` Chris Wilson
2016-04-26 16:01 ` Imre Deak
2016-04-28 8:17 ` Daniel Vetter
2016-04-28 8:38 ` Imre Deak
2016-04-28 14:48 ` Daniel Vetter
2016-04-28 17:15 ` Imre Deak
2016-05-02 8:28 ` Daniel Vetter
2016-05-02 11:18 ` Ville Syrjälä
2016-05-02 13:50 ` Imre Deak
2016-04-28 17:25 ` Ville Syrjälä
2016-04-26 13:12 ` Chris Wilson
2016-04-26 16:55 ` ✗ Fi.CI.BAT: failure for series starting with [v2,1/2] drm/i915/gen9: Clean up MOCS table definitions Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1461678190.18080.31.camel@intel.com \
--to=imre.deak@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=eero.t.tamminen@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=michael.t.frederick@intel.com \
--cc=valtteri.rantala@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox