From mboxrd@z Thu Jan  1 00:00:00 1970
From: ville.syrjala@linux.intel.com
Subject: [PATCH 08/15] drm/msm/mdp5: Set rotation property
	initial value to BIT(DRM_ROTATE_0) insted of 0
Date: Fri, 22 Jul 2016 16:43:09 +0300
Message-ID: <1469194996-1899-9-git-send-email-ville.syrjala@linux.intel.com>
References: <1469194996-1899-1-git-send-email-ville.syrjala@linux.intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1469194996-1899-1-git-send-email-ville.syrjala@linux.intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: dri-devel@lists.freedesktop.org
Cc: Jilai Wang <jilaiw@codeaurora.org>, intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

RnJvbTogVmlsbGUgU3lyasOkbMOkIDx2aWxsZS5zeXJqYWxhQGxpbnV4LmludGVsLmNvbT4KCjAg
aXNuJ3QgYSB2YWxpZCByb3RhdGlvbiBwcm9wZXJ0eSB2YWx1ZSwgc28gbGV0J3Mgc2V0IHRoZSBp
bml0aWFsIHZhbHVlCm9mIHRoZSBwcm9wZXJ0eSB0byBCSVQoRFJNX1JPVEFURV8wKSBpbnN0ZWFk
LgoKSW4gdGhlIHNhbWUgdmVpbiwgd2UgbXVzdCBhbHdheXMgaGF2ZSBhdCBsZWF0IG9uZSBhbmds
ZSBhcyBwYXJ0IG9mCnNldCBvZiBzdXBwb3J0ZWQgcm90YXRpb24gYml0cywgc28gbGV0J3MgaW5j
bHVkZSBCSVQoRFJNX1JPVEFURV8wKQppbiB0aGVyZS4KCkNjOiBSb2IgQ2xhcmsgPHJvYmRjbGFy
a0BnbWFpbC5jb20+CkNjOiBKaWxhaSBXYW5nIDxqaWxhaXdAY29kZWF1cm9yYS5vcmc+ClNpZ25l
ZC1vZmYtYnk6IFZpbGxlIFN5cmrDpGzDpCA8dmlsbGUuc3lyamFsYUBsaW51eC5pbnRlbC5jb20+
Ci0tLQogZHJpdmVycy9ncHUvZHJtL21zbS9tZHAvbWRwNS9tZHA1X3BsYW5lLmMgfCAzICsrLQog
MSBmaWxlIGNoYW5nZWQsIDIgaW5zZXJ0aW9ucygrKSwgMSBkZWxldGlvbigtKQoKZGlmZiAtLWdp
dCBhL2RyaXZlcnMvZ3B1L2RybS9tc20vbWRwL21kcDUvbWRwNV9wbGFuZS5jIGIvZHJpdmVycy9n
cHUvZHJtL21zbS9tZHAvbWRwNS9tZHA1X3BsYW5lLmMKaW5kZXggNDMyYzA5ODM2YjBlLi5jZjMw
OTExZjMyNjcgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9tc20vbWRwL21kcDUvbWRwNV9w
bGFuZS5jCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9tc20vbWRwL21kcDUvbWRwNV9wbGFuZS5jCkBA
IC03OCwxMiArNzgsMTMgQEAgc3RhdGljIHZvaWQgbWRwNV9wbGFuZV9pbnN0YWxsX3JvdGF0aW9u
X3Byb3BlcnR5KHN0cnVjdCBkcm1fZGV2aWNlICpkZXYsCiAJaWYgKCFkZXYtPm1vZGVfY29uZmln
LnJvdGF0aW9uX3Byb3BlcnR5KQogCQlkZXYtPm1vZGVfY29uZmlnLnJvdGF0aW9uX3Byb3BlcnR5
ID0KIAkJCWRybV9tb2RlX2NyZWF0ZV9yb3RhdGlvbl9wcm9wZXJ0eShkZXYsCisJCQlCSVQoRFJN
X1JPVEFURV8wKSB8CiAJCQlCSVQoRFJNX1JFRkxFQ1RfWCkgfCBCSVQoRFJNX1JFRkxFQ1RfWSkp
OwogCiAJaWYgKGRldi0+bW9kZV9jb25maWcucm90YXRpb25fcHJvcGVydHkpCiAJCWRybV9vYmpl
Y3RfYXR0YWNoX3Byb3BlcnR5KCZwbGFuZS0+YmFzZSwKIAkJCWRldi0+bW9kZV9jb25maWcucm90
YXRpb25fcHJvcGVydHksCi0JCQkwKTsKKwkJCUJJVChEUk1fUk9UQVRFXzApKTsKIH0KIAogLyog
aGVscGVyIHRvIGluc3RhbGwgcHJvcGVydGllcyB3aGljaCBhcmUgY29tbW9uIHRvIHBsYW5lcyBh
bmQgY3J0Y3MgKi8KLS0gCjIuNy40CgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVl
ZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5m
by9pbnRlbC1nZngK