From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Subject: [PATCH v3 1/8] drm/dp: Kill total_pbn and total_slots
	in struct drm_dp_mst_topology_mgr
Date: Wed,  8 Feb 2017 22:38:04 -0800
Message-ID: <1486622291-3524-2-git-send-email-dhinakaran.pandiyan@intel.com>
References: <1486622291-3524-1-git-send-email-dhinakaran.pandiyan@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1486622291-3524-1-git-send-email-dhinakaran.pandiyan@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>, dri-devel@lists.freedesktop.org, Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>, Alex Deucher <alexander.deucher@amd.com>, Harry Wentland <harry.wentland@amd.com>, Maarten Lankhorst <maarten.lankhorst@intel.com>, Ben Skeggs <bskeggs@redhat.com>
List-Id: intel-gfx@lists.freedesktop.org

VGhlIHRvdGFsIHZjcGkgdGltZSBzbG90cyBpcyBhbHdheXMgNjMgYW5kIGRvZXMgbm90IGRlcGVu
ZCBvbiB0aGUgbGluayBCVywKcmVtb3ZlIHRvdGFsX3Nsb3RzIGZyb20gTVNUIHRvcG9sb2d5IG1h
bmFnZXIgc3RydWN0LiBUaGUgbmV4dCBjaGFuZ2UgaXMgdG8KcmVtb3ZlIHRvdGFsX3BibiB3aGlj
aCBpcyBoYXJkY29kZWQgdG8gMjU2MC4gVGhlIHRvdGFsIFBCTiB0aGF0IHRoZQp0b3BvbG9neSBt
YW5hZ2VyIGFsbG9jYXRlcyBmcm9tIGRlcGVuZHMgb24gdGhlIGxpbmsgcmF0ZSBhbmQgaXMgbm90
IGEKY29uc3RhbnQuIFNvLCBmaXggdGhpcyBieSByZW1vdmluZyB0aGUgdG90YWxfcGJuIG1lbWJl
ciBpdHNlbGYuCgpTaWduZWQtb2ZmLWJ5OiBEaGluYWthcmFuIFBhbmRpeWFuIDxkaGluYWthcmFu
LnBhbmRpeWFuQGludGVsLmNvbT4KLS0tCiBkcml2ZXJzL2dwdS9kcm0vZHJtX2RwX21zdF90b3Bv
bG9neS5jIHwgNSArKy0tLQogaW5jbHVkZS9kcm0vZHJtX2RwX21zdF9oZWxwZXIuaCAgICAgICB8
IDkgKy0tLS0tLS0tCiAyIGZpbGVzIGNoYW5nZWQsIDMgaW5zZXJ0aW9ucygrKSwgMTEgZGVsZXRp
b25zKC0pCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2RybV9kcF9tc3RfdG9wb2xvZ3ku
YyBiL2RyaXZlcnMvZ3B1L2RybS9kcm1fZHBfbXN0X3RvcG9sb2d5LmMKaW5kZXggMTIyYTFiMC4u
Y2Y0Yjg2NiAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJtL2RybV9kcF9tc3RfdG9wb2xvZ3ku
YworKysgYi9kcml2ZXJzL2dwdS9kcm0vZHJtX2RwX21zdF90b3BvbG9neS5jCkBAIC0yMDQyLDkg
KzIwNDIsOCBAQCBpbnQgZHJtX2RwX21zdF90b3BvbG9neV9tZ3Jfc2V0X21zdChzdHJ1Y3QgZHJt
X2RwX21zdF90b3BvbG9neV9tZ3IgKm1nciwgYm9vbCBtcwogCQkJZ290byBvdXRfdW5sb2NrOwog
CQl9CiAKLQkJbWdyLT50b3RhbF9wYm4gPSAyNTYwOwotCQltZ3ItPnRvdGFsX3Nsb3RzID0gRElW
X1JPVU5EX1VQKG1nci0+dG90YWxfcGJuLCBtZ3ItPnBibl9kaXYpOwotCQltZ3ItPmF2YWlsX3Ns
b3RzID0gbWdyLT50b3RhbF9zbG90czsKKwkJLyogbWF4LiB0aW1lIHNsb3RzIC0gb25lIHNsb3Qg
Zm9yIE1UUCBoZWFkZXIgKi8KKwkJbWdyLT5hdmFpbF9zbG90cyA9IDYzOwogCiAJCS8qIGFkZCBp
bml0aWFsIGJyYW5jaCBkZXZpY2UgYXQgTENUIDEgKi8KIAkJbXN0YiA9IGRybV9kcF9hZGRfbXN0
X2JyYW5jaF9kZXZpY2UoMSwgTlVMTCk7CmRpZmYgLS1naXQgYS9pbmNsdWRlL2RybS9kcm1fZHBf
bXN0X2hlbHBlci5oIGIvaW5jbHVkZS9kcm0vZHJtX2RwX21zdF9oZWxwZXIuaAppbmRleCBmNGI0
ZDE1Li4xYTdlMGY0IDEwMDY0NAotLS0gYS9pbmNsdWRlL2RybS9kcm1fZHBfbXN0X2hlbHBlci5o
CisrKyBiL2luY2x1ZGUvZHJtL2RybV9kcF9tc3RfaGVscGVyLmgKQEAgLTQ3OSwxOCArNDc5LDEx
IEBAIHN0cnVjdCBkcm1fZHBfbXN0X3RvcG9sb2d5X21nciB7CiAJICogQHBibl9kaXY6IFBCTiB0
byBzbG90cyBkaXZpc29yLgogCSAqLwogCWludCBwYm5fZGl2OwotCS8qKgotCSAqIEB0b3RhbF9z
bG90czogVG90YWwgc2xvdHMgdGhhdCBjYW4gYmUgYWxsb2NhdGVkLgotCSAqLwotCWludCB0b3Rh
bF9zbG90czsKKwogCS8qKgogCSAqIEBhdmFpbF9zbG90czogU3RpbGwgYXZhaWxhYmxlIHNsb3Rz
IHRoYXQgY2FuIGJlIGFsbG9jYXRlZC4KIAkgKi8KIAlpbnQgYXZhaWxfc2xvdHM7Ci0JLyoqCi0J
ICogQHRvdGFsX3BibjogVG90YWwgUEJOIGNvdW50LgotCSAqLwotCWludCB0b3RhbF9wYm47CiAK
IAkvKioKIAkgKiBAcWxvY2s6IHByb3RlY3RzIEB0eF9tc2dfZG93bnEsIHRoZSAmZHJtX2RwX21z
dF9icmFuY2gudHhzbG9zdCBhbmQKLS0gCjIuNy40CgpfX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBs
aXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1h
bi9saXN0aW5mby9pbnRlbC1nZngK