From: Jim Bride <jim.bride@linux.intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [PATCH v2 0/4] Kernel PSR Fix-ups
Date: Fri, 30 Jun 2017 12:08:09 -0700 [thread overview]
Message-ID: <1498849693-26240-1-git-send-email-jim.bride@linux.intel.com> (raw)
These patches, along with an upcoming series for IGT, enable our
PSR IGT tests to run reliably once again on HSW, BDW, and SKL.
The first change enables us to run the PSR tests on some RVP platforms
whose panels have too slow of a setup time when running in their
preferred mode. The second fixes a minor problem with the way that
we were initializing SRD_CTL that caused us to clobber a bit that we
are not supposed to change in that register on SKL and KBL. The third
change re-introduces some changes to our link training code to be less
aggressive about changing link state for eDP, because PSR depends on
the link state being the same at PSR exit as it was at PSR entry.
The fourth change greatly increases the reliability of reading the
sink CRC generated by the eDP panel.
v2 Highlights:
* Rebased to current drm-tip
* Greatly reduced looping around trying to read sink CRC (Jani)
* Reduce amount of changes in the sink CRC patch (Jani)
* Field-wise init of EDP_PSR_MAX_SLEEP_TIME (Rodrigo)
* Minor commit message / cover letter tweaks
Jim Bride (4):
drm/i915/edp: Allow alternate fixed mode for eDP if available.
drm/i915/psr: Clean-up intel_enable_source_psr1()
drm/i915/edp: Be less aggressive about changing link config on eDP
drm/i915/psr: Account for sink CRC raciness on some panels
drivers/gpu/drm/i915/i915_reg.h | 4 ++
drivers/gpu/drm/i915/intel_dp.c | 78 +++++++++++++++++++++++----
drivers/gpu/drm/i915/intel_dp_link_training.c | 11 +++-
drivers/gpu/drm/i915/intel_drv.h | 4 ++
drivers/gpu/drm/i915/intel_dsi.c | 2 +-
drivers/gpu/drm/i915/intel_dvo.c | 2 +-
drivers/gpu/drm/i915/intel_lvds.c | 3 +-
drivers/gpu/drm/i915/intel_panel.c | 2 +
drivers/gpu/drm/i915/intel_psr.c | 21 +++++++-
9 files changed, 111 insertions(+), 16 deletions(-)
--
2.7.4
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2017-06-30 19:10 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-30 19:08 Jim Bride [this message]
2017-06-30 19:08 ` [PATCH v2 1/4] drm/i915/edp: Allow alternate fixed mode for eDP if available Jim Bride
2017-06-30 19:08 ` [PATCH v2 2/4] drm/i915/psr: Clean-up intel_enable_source_psr1() Jim Bride
2017-06-30 19:41 ` Rodrigo Vivi
2017-06-30 19:08 ` [PATCH v2 3/4] drm/i915/edp: Be less aggressive about changing link config on eDP Jim Bride
2017-06-30 19:08 ` [PATCH v2 4/4] drm/i915/psr: Account for sink CRC raciness on some panels Jim Bride
2017-06-30 19:53 ` Rodrigo Vivi
2017-06-30 19:30 ` ✗ Fi.CI.BAT: failure for Kernel PSR Fix-ups (rev2) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1498849693-26240-1-git-send-email-jim.bride@linux.intel.com \
--to=jim.bride@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).