From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jesse Barnes Subject: Re: [PATCH 2/5] drm/i915: Dynamic Parity Detection handling Date: Fri, 25 May 2012 11:06:13 -0700 Message-ID: <20120525110613.50dc03e3@jbarnes-desktop> References: <1335573622-10646-1-git-send-email-ben@bwidawsk.net> <1335573622-10646-3-git-send-email-ben@bwidawsk.net> <20120525103458.3f1831b4@jbarnes-desktop> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from oproxy5-pub.bluehost.com (oproxy5-pub.bluehost.com [67.222.38.55]) by gabe.freedesktop.org (Postfix) with SMTP id DB2D49E841 for ; Fri, 25 May 2012 11:06:21 -0700 (PDT) In-Reply-To: <20120525103458.3f1831b4@jbarnes-desktop> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Jesse Barnes Cc: Ben Widawsky , intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Fri, 25 May 2012 10:34:58 -0700 Jesse Barnes wrote: > > + misccpctl = I915_READ(GEN7_MISCCPCTL); > > + I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE); > > DOP clock gating should be unconditionally disabled, you can move this > to the clock gating routine. Ok I dug into this at your prodding and take it back. We can leave DOP clock gating enabled; only VLV needs the unconditional disable, so we don't need to worry about this if/until we add DPF there. -- Jesse Barnes, Intel Open Source Technology Center