From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jesse Barnes <jbarnes@virtuousgeek.org>
Subject: Re: [PATCH 11/15] drm/i915: add HAS_POWER_WELL
Date: Thu, 7 Mar 2013 09:14:56 -0800
Message-ID: <20130307091456.4c8f8a3f@jbarnes-desktop>
References: <1362611003-4823-1-git-send-email-przanoni@gmail.com>
	<1362611003-4823-12-git-send-email-przanoni@gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from oproxy12-pub.bluehost.com (oproxy12-pub.bluehost.com
	[50.87.16.10])
	by gabe.freedesktop.org (Postfix) with SMTP id A0DFAE67E7
	for <intel-gfx@lists.freedesktop.org>;
	Thu,  7 Mar 2013 09:14:45 -0800 (PST)
In-Reply-To: <1362611003-4823-12-git-send-email-przanoni@gmail.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Paulo Zanoni <przanoni@gmail.com>
Cc: intel-gfx@lists.freedesktop.org, Paulo Zanoni <paulo.r.zanoni@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Wed,  6 Mar 2013 20:03:18 -0300
Paulo Zanoni <przanoni@gmail.com> wrote:

> From: Paulo Zanoni <paulo.r.zanoni@intel.com>
> 
> We're starting to add many IS_HASWELL checks for the power well code,
> so add a HAS_POWER_WELL macro to properly document that we're checking
> for hardware that has the power down well.
> 

To be more future proof, we'll need to differentiate multiple power
wells.  Not sure we have good names for them though...

-- 
Jesse Barnes, Intel Open Source Technology Center