From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ben Widawsky <ben@bwidawsk.net>
Subject: Re: [PATCH 0/9] displayless PCH
Date: Wed, 13 Mar 2013 12:05:23 -0700
Message-ID: <20130313190521.GA28136@bwidawsk.net>
References: <1363198868-21787-1-git-send-email-ben@bwidawsk.net>
	<20130313185806.GA20960@cantiga.alporthouse.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from shiva.localdomain (209-20-75-48.static.cloud-ips.com
	[209.20.75.48])
	by gabe.freedesktop.org (Postfix) with ESMTP id ABC98E693A
	for <intel-gfx@lists.freedesktop.org>;
	Wed, 13 Mar 2013 12:03:21 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20130313185806.GA20960@cantiga.alporthouse.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org, Art Runyan <arthur.j.runyan@intel.com>, "Mcallister, Jeffrey" <jeffrey.mcallister@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Wed, Mar 13, 2013 at 06:58:06PM +0000, Chris Wilson wrote:
> On Wed, Mar 13, 2013 at 11:20:59AM -0700, Ben Widawsky wrote:
> > Certain fusing options allow customers to fuse off the South Display
> > which would result in hangs when reading/writing to those registers. In
> > addition, certain CPU display registers (like backlight) may actually
> > invoke writes to South Display.
> > 
> > This patch series enables our code to run displayless which can allow
> > the GEN hardware to be an offload GPU and not have a display hooked up.
> > 
> > This patch series hasn't been tested. A pre-cleaned version was tested,
> > and did work. I'm hoping Jeff (in the CC) can test this latest version.
> 
> This mode of operation should be supported by xf86-video-intel-2.21.4.
> -Chris

Yes, but for us it doesn't hard hang when we get it wrong, so I'd really
like to get it tested on the real hardware. To a lesser extent, making
sure the subvendor/subdevice matching works would also be nice.

> 
> -- 
> Chris Wilson, Intel Open Source Technology Centre

-- 
Ben Widawsky, Intel Open Source Technology Center