From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH 12/15] drm/i915: reorganize
 intel_lvds_supported
Date: Sun, 17 Mar 2013 21:52:40 +0100
Message-ID: <20130317205240.GS9021@phenom.ffwll.local>
References: <1362611003-4823-1-git-send-email-przanoni@gmail.com>
	<1362611003-4823-13-git-send-email-przanoni@gmail.com>
	<20130315205752.GL17773@bwidawsk.net>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mail-ea0-f180.google.com (mail-ea0-f180.google.com
	[209.85.215.180])
	by gabe.freedesktop.org (Postfix) with ESMTP id 409D5E5DB7
	for <intel-gfx@lists.freedesktop.org>;
	Sun, 17 Mar 2013 13:49:55 -0700 (PDT)
Received: by mail-ea0-f180.google.com with SMTP id j14so2214178eak.11
	for <intel-gfx@lists.freedesktop.org>;
	Sun, 17 Mar 2013 13:49:54 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20130315205752.GL17773@bwidawsk.net>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Ben Widawsky <ben@bwidawsk.net>
Cc: intel-gfx@lists.freedesktop.org, Paulo Zanoni <paulo.r.zanoni@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Fri, Mar 15, 2013 at 01:57:52PM -0700, Ben Widawsky wrote:
> On Wed, Mar 06, 2013 at 08:03:19PM -0300, Paulo Zanoni wrote:
> > From: Paulo Zanoni <paulo.r.zanoni@intel.com>
> > 
> > Now it returns false for all platforms unless they're explicitly
> > listed on the function. There should be no real difference, except for
> > the fact that it now returns false on Haswell.
> > 
> > Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
> 
> I wouldn't mind comments in the commit or code reminding me that IBX and
> CPT cover ILk->IVB, and gm45 counts as gen4, but that's just 'cause I
> have a bad memory.
> Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
Queued for -next, thanks for the patch.
-Daniel
-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch