From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH 07/15] drm/i915: Fixup non-24bpp support for
 VGA screens on Haswell
Date: Wed, 24 Apr 2013 14:50:32 +0200
Message-ID: <20130424125032.GS6169@phenom.ffwll.local>
References: <1366363487-15926-1-git-send-email-daniel.vetter@ffwll.ch>
	<1366363487-15926-8-git-send-email-daniel.vetter@ffwll.ch>
	<20130424111255.GK4469@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mail-ee0-f45.google.com (mail-ee0-f45.google.com [74.125.83.45])
	by gabe.freedesktop.org (Postfix) with ESMTP id 26280E63DB
	for <intel-gfx@lists.freedesktop.org>;
	Wed, 24 Apr 2013 05:47:29 -0700 (PDT)
Received: by mail-ee0-f45.google.com with SMTP id l10so749607eei.32
	for <intel-gfx@lists.freedesktop.org>;
	Wed, 24 Apr 2013 05:47:29 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20130424111255.GK4469@intel.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= <ville.syrjala@linux.intel.com>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>, Intel Graphics Development <intel-gfx@lists.freedesktop.org>
List-Id: intel-gfx@lists.freedesktop.org

On Wed, Apr 24, 2013 at 02:12:55PM +0300, Ville Syrj=E4l=E4 wrote:
> On Fri, Apr 19, 2013 at 11:24:39AM +0200, Daniel Vetter wrote:
> > The LPT PCH only supports 8bpc, so we need to force the pipe bpp
> > to the right value.
> > =

> > Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
> =

> Reviewed-by: Ville Syrj=E4l=E4 <ville.syrjala@linux.intel.com>

Queued for -next, thanks for the review.
-Daniel
-- =

Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch