From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rodrigo Vivi Subject: Re: [PATCH 1/9] drm/i915: add the FCLK case to intel_ddi_get_cdclk_freq Date: Wed, 14 Aug 2013 15:42:54 -0300 Message-ID: <20130814180727.GA19840@bratislava.fso.intel.com> References: <1375826239-3060-1-git-send-email-przanoni@gmail.com> <1375826239-3060-2-git-send-email-przanoni@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mail-pa0-f50.google.com (mail-pa0-f50.google.com [209.85.220.50]) by gabe.freedesktop.org (Postfix) with ESMTP id 50D76E5C48 for ; Wed, 14 Aug 2013 11:42:01 -0700 (PDT) Received: by mail-pa0-f50.google.com with SMTP id fb10so10282907pad.23 for ; Wed, 14 Aug 2013 11:42:01 -0700 (PDT) Content-Disposition: inline In-Reply-To: <1375826239-3060-2-git-send-email-przanoni@gmail.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Paulo Zanoni Cc: intel-gfx@lists.freedesktop.org, Paulo Zanoni List-Id: intel-gfx@lists.freedesktop.org Reviewed-by: Rodrigo Vivi Thanks for pointing me the doc that explains why 800 MHz when using FCLK input. ;) On Tue, Aug 06, 2013 at 06:57:11PM -0300, Paulo Zanoni wrote: > From: Paulo Zanoni > > We already have code to disable LCPLL and switch to FCLK, so we need this too. > We still don't call the code to disable LCPLL, but we'll call it when we add > support for Package C8+. > > Signed-off-by: Paulo Zanoni > --- > drivers/gpu/drm/i915/intel_ddi.c | 9 ++++++--- > 1 file changed, 6 insertions(+), 3 deletions(-) > > diff --git a/drivers/gpu/drm/i915/intel_ddi.c b/drivers/gpu/drm/i915/intel_ddi.c > index b8c096b..63aca49 100644 > --- a/drivers/gpu/drm/i915/intel_ddi.c > +++ b/drivers/gpu/drm/i915/intel_ddi.c > @@ -1139,10 +1139,13 @@ static void intel_disable_ddi(struct intel_encoder *intel_encoder) > > int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv) > { > - if (I915_READ(HSW_FUSE_STRAP) & HSW_CDCLK_LIMIT) > + uint32_t lcpll = I915_READ(LCPLL_CTL); > + > + if (lcpll & LCPLL_CD_SOURCE_FCLK) > + return 800000; > + else if (I915_READ(HSW_FUSE_STRAP) & HSW_CDCLK_LIMIT) > return 450000; > - else if ((I915_READ(LCPLL_CTL) & LCPLL_CLK_FREQ_MASK) == > - LCPLL_CLK_FREQ_450) > + else if ((lcpll & LCPLL_CLK_FREQ_MASK) == LCPLL_CLK_FREQ_450) > return 450000; > else if (IS_ULT(dev_priv->dev)) > return 337500; > -- > 1.8.1.2 > > _______________________________________________ > Intel-gfx mailing list > Intel-gfx@lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/intel-gfx