From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Vetter Subject: Re: [PATCH] drm/i915: Fix VLV eDP timing v2 Date: Wed, 25 Sep 2013 10:20:26 +0200 Message-ID: <20130925082026.GI12663@phenom.ffwll.local> References: <1380094612-19610-1-git-send-email-chon.ming.lee@intel.com> <1380095271-10016-1-git-send-email-chon.ming.lee@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mail-ea0-f177.google.com (mail-ea0-f177.google.com [209.85.215.177]) by gabe.freedesktop.org (Postfix) with ESMTP id B0A69E5F70 for ; Wed, 25 Sep 2013 01:20:11 -0700 (PDT) Received: by mail-ea0-f177.google.com with SMTP id f15so2950321eak.8 for ; Wed, 25 Sep 2013 01:20:09 -0700 (PDT) Content-Disposition: inline In-Reply-To: <1380095271-10016-1-git-send-email-chon.ming.lee@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Chon Ming Lee Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Wed, Sep 25, 2013 at 03:47:51PM +0800, Chon Ming Lee wrote: > Fix the typo in previous commit for DP 1.62 divisor. > drm/i915: Move Valleyview DP DPLL divisor calc to intel_dp_set_clock v2 > > v2: sigh, the m1 div is 3. > > Reported-by: Jesse Barnes > Signed-off-by: Chon Ming Lee Ok, I'll try this one ... -Daniel -- Daniel Vetter Software Engineer, Intel Corporation +41 (0) 79 365 57 48 - http://blog.ffwll.ch