From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Vetter Subject: Re: [PATCH 1/2] drm/i915/vlv: split CCK and DDR freq usage Date: Tue, 5 Nov 2013 19:31:49 +0100 Message-ID: <20131105183149.GD1775@phenom.ffwll.local> References: <1383610020-2202-1-git-send-email-jbarnes@virtuousgeek.org> <20131105112449.GE13047@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Return-path: Received: from mail-ee0-f43.google.com (mail-ee0-f43.google.com [74.125.83.43]) by gabe.freedesktop.org (Postfix) with ESMTP id 99197102095 for ; Tue, 5 Nov 2013 10:31:20 -0800 (PST) Received: by mail-ee0-f43.google.com with SMTP id b47so1989905eek.2 for ; Tue, 05 Nov 2013 10:31:19 -0800 (PST) Content-Disposition: inline In-Reply-To: <20131105112449.GE13047@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org To: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Tue, Nov 05, 2013 at 01:24:49PM +0200, Ville Syrj=E4l=E4 wrote: > On Mon, Nov 04, 2013 at 04:06:59PM -0800, Jesse Barnes wrote: > > It's possible that the CCK clock could run at a different rate than the > > DDR clock, so use the same method to get CCK as the GMBUS code does when > > calculating the new CDclk divider in the VLV display code. > > = > > Reported-by: Ville Syrj=E4l=E4 > > Signed-off-by: Jesse Barnes > = > For the series: > Reviewed-by: Ville Syrj=E4l=E4 Both series merged, thanks for patches and review. -Daniel -- = Daniel Vetter Software Engineer, Intel Corporation +41 (0) 79 365 57 48 - http://blog.ffwll.ch