From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Vetter Subject: Re: [PATCH 1/9] drm/i915: Don't set the fence number in DPFC_CTL on SNB Date: Mon, 25 Nov 2013 09:43:36 +0100 Message-ID: <20131125084336.GS27344@phenom.ffwll.local> References: <1385062193-19466-1-git-send-email-ville.syrjala@linux.intel.com> <1385062193-19466-2-git-send-email-ville.syrjala@linux.intel.com> <20131121232214.GC4166@nuc-i3427.alporthouse.com> Mime-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Return-path: Received: from mail-wi0-f178.google.com (mail-wi0-f178.google.com [209.85.212.178]) by gabe.freedesktop.org (Postfix) with ESMTP id 4EC89FA6A7 for ; Mon, 25 Nov 2013 00:42:56 -0800 (PST) Received: by mail-wi0-f178.google.com with SMTP id ca18so5089146wib.5 for ; Mon, 25 Nov 2013 00:42:55 -0800 (PST) Content-Disposition: inline In-Reply-To: <20131121232214.GC4166@nuc-i3427.alporthouse.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org To: Chris Wilson , ville.syrjala@linux.intel.com, intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Thu, Nov 21, 2013 at 11:22:14PM +0000, Chris Wilson wrote: > On Thu, Nov 21, 2013 at 09:29:45PM +0200, ville.syrjala@linux.intel.com w= rote: > > From: Ville Syrj=E4l=E4 > > = > > SNB has another register where the actual FBC CPU fence number is > > stored. The documenation explicitly states that the fence number > > in DPFC_CTL must be 0 on SNB. And in fact when it's not zero, > > the GTT tracking simply doesn't work. > > = > > Signed-off-by: Ville Syrj=E4l=E4 > Reviewed-by: Chris Wilson Queued for -next, thanks for the patch. -Daniel -- = Daniel Vetter Software Engineer, Intel Corporation +41 (0) 79 365 57 48 - http://blog.ffwll.ch