From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jesse Barnes <jbarnes@virtuousgeek.org>
Subject: Re: [PATCH 02/19] drm/i915: fold in
 __intel_power_well_get/put functions
Date: Thu, 20 Feb 2014 11:17:31 -0800
Message-ID: <20140220111731.65ab1ca5@jbarnes-desktop>
References: <1392674540-10915-1-git-send-email-imre.deak@intel.com>
	<1392674540-10915-3-git-send-email-imre.deak@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from qproxy1.mail.unifiedlayer.com
	(qproxy1-pub.mail.unifiedlayer.com [173.254.64.10])
	by gabe.freedesktop.org (Postfix) with SMTP id B57ABFB366
	for <intel-gfx@lists.freedesktop.org>;
	Thu, 20 Feb 2014 11:17:19 -0800 (PST)
In-Reply-To: <1392674540-10915-3-git-send-email-imre.deak@intel.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces@lists.freedesktop.org
Errors-To: intel-gfx-bounces@lists.freedesktop.org
To: Imre Deak <imre.deak@intel.com>
Cc: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

On Tue, 18 Feb 2014 00:02:03 +0200
Imre Deak <imre.deak@intel.com> wrote:

> These functions are used only by a single call site and are simple
> enough to just fold them in.
> 
> No functional change.
> 
> Signed-off-by: Imre Deak <imre.deak@intel.com>
> ---
>  drivers/gpu/drm/i915/intel_pm.c | 37 +++++++++++++------------------------
>  1 file changed, 13 insertions(+), 24 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index aa9c2df..db48d55 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -5305,27 +5305,6 @@ static void hsw_set_power_well(struct drm_i915_private *dev_priv,
>  	}
>  }
>  
> -static void __intel_power_well_get(struct drm_i915_private *dev_priv,
> -				   struct i915_power_well *power_well)
> -{
> -	if (!power_well->count++ && power_well->set) {
> -		hsw_disable_package_c8(dev_priv);
> -		power_well->set(dev_priv, power_well, true);
> -	}
> -}
> -
> -static void __intel_power_well_put(struct drm_i915_private *dev_priv,
> -				   struct i915_power_well *power_well)
> -{
> -	WARN_ON(!power_well->count);
> -
> -	if (!--power_well->count && power_well->set &&
> -	    i915.disable_power_well) {
> -		power_well->set(dev_priv, power_well, false);
> -		hsw_enable_package_c8(dev_priv);
> -	}
> -}
> -
>  void intel_display_power_get(struct drm_i915_private *dev_priv,
>  			     enum intel_display_power_domain domain)
>  {
> @@ -5338,7 +5317,10 @@ void intel_display_power_get(struct drm_i915_private *dev_priv,
>  	mutex_lock(&power_domains->lock);
>  
>  	for_each_power_well(i, power_well, BIT(domain), power_domains)
> -		__intel_power_well_get(dev_priv, power_well);
> +		if (!power_well->count++ && power_well->set) {
> +			hsw_disable_package_c8(dev_priv);
> +			power_well->set(dev_priv, power_well, true);
> +		}
>  
>  	power_domains->domain_use_count[domain]++;
>  
> @@ -5359,8 +5341,15 @@ void intel_display_power_put(struct drm_i915_private *dev_priv,
>  	WARN_ON(!power_domains->domain_use_count[domain]);
>  	power_domains->domain_use_count[domain]--;
>  
> -	for_each_power_well_rev(i, power_well, BIT(domain), power_domains)
> -		__intel_power_well_put(dev_priv, power_well);
> +	for_each_power_well_rev(i, power_well, BIT(domain), power_domains) {
> +		WARN_ON(!power_well->count);
> +
> +		if (!--power_well->count && power_well->set &&
> +				i915.disable_power_well) {
> +			power_well->set(dev_priv, power_well, false);
> +			hsw_enable_package_c8(dev_priv);
> +		}
> +	}
>  
>  	mutex_unlock(&power_domains->lock);
>  }

Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>

-- 
Jesse Barnes, Intel Open Source Technology Center