From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH] tests/gen7_forcewake_mt: Don't set the GGTT
 bit in SRM command
Date: Wed, 9 Apr 2014 15:32:20 +0200
Message-ID: <20140409133220.GT9262@phenom.ffwll.local>
References: <1396992136-6726-1-git-send-email-bradley.d.volkin@intel.com>
 <20140409062030.GQ8475@nuc-i3427.alporthouse.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mail-ee0-f43.google.com (mail-ee0-f43.google.com [74.125.83.43])
 by gabe.freedesktop.org (Postfix) with ESMTP id 8D0516E0C6
 for <intel-gfx@lists.freedesktop.org>; Wed,  9 Apr 2014 06:32:23 -0700 (PDT)
Received: by mail-ee0-f43.google.com with SMTP id e53so1893357eek.2
 for <intel-gfx@lists.freedesktop.org>; Wed, 09 Apr 2014 06:32:22 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20140409062030.GQ8475@nuc-i3427.alporthouse.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Chris Wilson <chris@chris-wilson.co.uk>, bradley.d.volkin@intel.com, intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

On Wed, Apr 09, 2014 at 07:20:30AM +0100, Chris Wilson wrote:
> On Tue, Apr 08, 2014 at 02:22:16PM -0700, bradley.d.volkin@intel.com wrote:
> > From: Brad Volkin <bradley.d.volkin@intel.com>
> > 
> > The command parser in newer kernels will reject it and setting this
> > bit is not required for the actual test case.
> > 
> > Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=76670
> > Signed-off-by: Brad Volkin <bradley.d.volkin@intel.com>
> 
> This was written how I did in the ddx...

Oops, sounds like the cmd parser needs to transparently set this when
copying to the hidden batch ... We could of course do some magic in the
kernel and let it pass, but my current plan is that we'll enable the cmd
parser for secure batches only (to avoid the heft perf hit and that's
essentially no worse than what we have already), so that Xorg and mesa
don't need to be run as root on hsw.

But that means for at least sensible test coverage we should still
scan/copy even root batches since until fc22 (or whatever it was) ships we
won't have many systems with non-root X out there yet for testing.
-Daniel
-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch