From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= <ville.syrjala@linux.intel.com>
Subject: Re: [PATCH v2] drm/i915: Increase WM memory latency
 values?on SNB
Date: Fri, 9 May 2014 20:54:48 +0300
Message-ID: <20140509175448.GB18465@intel.com>
References: <CAKMK7uFs_pKmQD3p+9qhNOSj2JaQ49gX9XktE4ROJgBpncKbdw@mail.gmail.com>
 <1399550959-4767-1-git-send-email-ville.syrjala@linux.intel.com>
 <loom.20140509T172138-194@post.gmane.org>
 <20140509153811.GX18465@intel.com>
 <loom.20140509T194617-881@post.gmane.org>
Mime-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga03.intel.com (mga03.intel.com [143.182.124.21])
 by gabe.freedesktop.org (Postfix) with ESMTP id 2902D6E61C
 for <intel-gfx@lists.freedesktop.org>; Fri,  9 May 2014 10:55:11 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <loom.20140509T194617-881@post.gmane.org>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Robert Navarro <crshman@gmail.com>
Cc: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

On Fri, May 09, 2014 at 05:46:43PM +0000, Robert Navarro wrote:
> Ville Syrj=E4l=E4 <ville.syrjala <at> linux.intel.com> writes:
> =

> > I think it should apply to 3.13+. If not directly then with a bit of
> > manual frobbery. Which reminds me that we should perhaps slap a cc
> > stable on it to get it included in 3.13+. For older kernels the patch
> > would have to look totally different, so I'm not going to bother
> > about those.
> > =

> =

> Sounds good, one more question. Does this replace the previous patch or a=
re =

> they used together?

Replace.

-- =

Ville Syrj=E4l=E4
Intel OTC