From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jesse Barnes Subject: Re: [PATCH] drm/i915: WARN if interrupts aren't on in en/disable_pipestat Date: Wed, 27 Aug 2014 16:00:22 -0700 Message-ID: <20140827160022.2a8fe834@jbarnes-desktop> References: <1409129017-16857-1-git-send-email-daniel.vetter@ffwll.ch> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mail-pa0-f51.google.com (mail-pa0-f51.google.com [209.85.220.51]) by gabe.freedesktop.org (Postfix) with ESMTP id 5599D6E523 for ; Wed, 27 Aug 2014 16:00:24 -0700 (PDT) Received: by mail-pa0-f51.google.com with SMTP id rd3so91601pab.24 for ; Wed, 27 Aug 2014 16:00:24 -0700 (PDT) In-Reply-To: <1409129017-16857-1-git-send-email-daniel.vetter@ffwll.ch> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Daniel Vetter Cc: Intel Graphics Development , Paulo Zanoni List-Id: intel-gfx@lists.freedesktop.org On Wed, 27 Aug 2014 10:43:37 +0200 Daniel Vetter wrote: > Now that vlv has runtime pm we kinda should check for that like on the > pch split platforms. Looks like this was simply lost in the vlv rpm > enabling. > > Cc: Paulo Zanoni > Cc: Imre Deak > Cc: Jesse Barnes > Signed-off-by: Daniel Vetter > --- > drivers/gpu/drm/i915/i915_irq.c | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c > index 9eb303c1b621..76bc4d0de5a4 100644 > --- a/drivers/gpu/drm/i915/i915_irq.c > +++ b/drivers/gpu/drm/i915/i915_irq.c > @@ -589,6 +589,7 @@ __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, > u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; > > assert_spin_locked(&dev_priv->irq_lock); > + WARN_ON(!intel_irqs_enabled(dev_priv)); > > if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || > status_mask & ~PIPESTAT_INT_STATUS_MASK, > @@ -615,6 +616,7 @@ __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, > u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; > > assert_spin_locked(&dev_priv->irq_lock); > + WARN_ON(!intel_irqs_enabled(dev_priv)); > > if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || > status_mask & ~PIPESTAT_INT_STATUS_MASK, Yeah looks good, wonder if it'll trigger any new warnings. Reviewed-by: Jesse Barnes -- Jesse Barnes, Intel Open Source Technology Center