From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Damien Lespiau <damien.lespiau@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 0/3] Rework of the WM flush (for the DDB allocation)
Date: Wed, 29 Oct 2014 20:35:18 +0200 [thread overview]
Message-ID: <20141029183518.GG10649@intel.com> (raw)
In-Reply-To: <1413394484-32459-1-git-send-email-damien.lespiau@intel.com>
On Wed, Oct 15, 2014 at 06:34:41PM +0100, Damien Lespiau wrote:
> Ville found that the sequencing I had to re-program the DDB wasn't quite
> correct and so this is an attempt to do better.
>
> This series reworks patch:
>
> [PATCH 78/89] drm/i915/skl: Flush the WM configuration
>
> of the initial SKL Stage 1 series. The core of the issue is now documented in a
> comment, so I won't repeat it here again.
>
> --
> Damien
>
> Damien Lespiau (3):
> drm/i915/skl: Stage the pipe DDB allocation
> drm/i915/skl: Flush the WM configuration
Replied to this with r-b and some comments.
> drm/i915/skl: Log the order in which we flush the pipes in the WM code
And the other two look good too, so for the entire series:
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> drivers/gpu/drm/i915/i915_drv.h | 1 +
> drivers/gpu/drm/i915/intel_pm.c | 152 ++++++++++++++++++++++++++++++++++++++--
> 2 files changed, 146 insertions(+), 7 deletions(-)
>
> --
> 1.8.3.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2014-10-29 18:35 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-10-15 17:34 [PATCH 0/3] Rework of the WM flush (for the DDB allocation) Damien Lespiau
2014-10-15 17:34 ` [PATCH 1/3] drm/i915/skl: Stage the pipe DDB allocation Damien Lespiau
2014-10-15 17:34 ` [PATCH 2/3] drm/i915/skl: Flush the WM configuration Damien Lespiau
2014-10-29 18:32 ` Ville Syrjälä
2014-10-15 17:34 ` [PATCH 3/3] drm/i915/skl: Log the order in which we flush the pipes in the WM code Damien Lespiau
2014-10-29 18:35 ` Ville Syrjälä [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141029183518.GG10649@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=damien.lespiau@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox