From: Damien Lespiau <damien.lespiau@intel.com>
To: Nick Hoath <nicholas.hoath@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 2/3] drm/i915: gen 9 h/w w/a (WaDisablePooledEuLoadBalancingFix)
Date: Wed, 18 Feb 2015 18:49:55 +0000 [thread overview]
Message-ID: <20150218184955.GH7298@strange.ger.corp.intel.com> (raw)
In-Reply-To: <1424272568-5920-3-git-send-email-nicholas.hoath@intel.com>
On Wed, Feb 18, 2015 at 03:16:07PM +0000, Nick Hoath wrote:
> Signed-off-by: Nick Hoath <nicholas.hoath@intel.com>
> ---
This one isn't listed for SKL.
--
Damien
> drivers/gpu/drm/i915/i915_reg.h | 3 +++
> drivers/gpu/drm/i915/intel_pm.c | 10 ++++++++++
> 2 files changed, 13 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 39bdbf9..7f9150b 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -1462,6 +1462,9 @@ enum skl_disp_power_wells {
> #define MI_AGPBUSY_INT_EN (1 << 1) /* 85x only */
> #define MI_AGPBUSY_830_MODE (1 << 0) /* 85x only */
>
> +#define GEN9_FF_SLICE_CS_CHICKEN2 0x020e4
> +#define GEN9_CHICKEN_BIT_POOLED_EU_LOAD_BALANCE_FIX_DISABLE (1<<10)
> +
> #define CACHE_MODE_0 0x02120 /* 915+ only */
> #define CM0_PIPELINED_RENDER_FLUSH_DISABLE (1<<8)
> #define CM0_IZ_OPT_DISABLE (1<<6)
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index f67e491..4fe71db5 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -81,6 +81,15 @@ static void skl_init_clock_gating(struct drm_device *dev)
> /* WaDisableLSQCROPERFforOCL:skl */
> I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) |
> GEN8_LQSC_RO_PERF_DIS);
> +
> + if (INTEL_REVID(dev) == SKL_REVID_A0) {
> + /*
> + * WaDisablePooledEuLoadBalancingFix:skl
> + */
> + I915_WRITE(GEN9_FF_SLICE_CS_CHICKEN2,
> + _MASKED_BIT_ENABLE(
> + GEN9_CHICKEN_BIT_POOLED_EU_LOAD_BALANCE_FIX_DISABLE));
> + }
> }
>
> static void i915_pineview_get_mem_freq(struct drm_device *dev)
> --
> 2.1.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-02-18 18:52 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-02-18 15:16 [PATCH 0/3] drm/i915: Further Skylake h/w w/a's Nick Hoath
2015-02-18 15:16 ` [PATCH 1/3] drm/i915: gen 9 h/w w/a (Wa32bitGeneralStateOffset & Wa32bitInstructionBaseOffset) Nick Hoath
2015-02-18 18:19 ` Damien Lespiau
2015-02-23 23:34 ` Daniel Vetter
2015-02-18 15:16 ` [PATCH 2/3] drm/i915: gen 9 h/w w/a (WaDisablePooledEuLoadBalancingFix) Nick Hoath
2015-02-18 18:49 ` Damien Lespiau [this message]
2015-02-18 15:16 ` [PATCH 3/3] gen 9 h/w w/a (WaClearFlowControlGpgpuContextSave) Nick Hoath
2015-02-18 18:48 ` Damien Lespiau
2015-02-23 23:36 ` Daniel Vetter
2015-02-18 22:24 ` shuang.he
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150218184955.GH7298@strange.ger.corp.intel.com \
--to=damien.lespiau@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=nicholas.hoath@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox