From: Damien Lespiau <damien.lespiau@intel.com>
To: Mika Kahola <mika.kahola@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v4 06/12] drm/i915: Use cached cdclk value
Date: Thu, 28 May 2015 19:27:37 +0100 [thread overview]
Message-ID: <20150528182737.GK24676@strange.ger.corp.intel.com> (raw)
In-Reply-To: <1432282962-3530-7-git-send-email-mika.kahola@intel.com>
On Fri, May 22, 2015 at 11:22:36AM +0300, Mika Kahola wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Rather than reading out the current cdclk value use the cached value we
> have tucked away in dev_priv.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> v2: Rebased to the latest
> v3: Rebased to the latest
>
> Reviewed-by: Mika Kahola <mika.kahola@intel.com>
>
> Author: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
> ---
> drivers/gpu/drm/i915/intel_display.c | 3 +--
> drivers/gpu/drm/i915/intel_dp.c | 5 +++--
> drivers/gpu/drm/i915/intel_pm.c | 2 +-
> 3 files changed, 5 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index 75b11d6..fcd4112 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -6406,8 +6406,7 @@ static int intel_crtc_compute_config(struct intel_crtc *crtc,
>
> /* FIXME should check pixel clock limits on all platforms */
> if (INTEL_INFO(dev)->gen < 4) {
> - int clock_limit =
> - dev_priv->display.get_display_clock_speed(dev);
> + int clock_limit = dev_priv->cdclk_freq;
>
> /*
> * Enable pixel doubling when the dot clock
> diff --git a/drivers/gpu/drm/i915/intel_dp.c b/drivers/gpu/drm/i915/intel_dp.c
> index 0edc305..2dd4d28 100644
> --- a/drivers/gpu/drm/i915/intel_dp.c
> +++ b/drivers/gpu/drm/i915/intel_dp.c
> @@ -708,7 +708,8 @@ static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
> return 0;
>
> if (intel_dig_port->port == PORT_A) {
> - return DIV_ROUND_UP(dev_priv->display.get_display_clock_speed(dev), 2000);
> + return DIV_ROUND_UP(dev_priv->cdclk_freq, 2000);
> +
> } else {
> return DIV_ROUND_UP(intel_pch_rawclk(dev), 2);
> }
> @@ -723,7 +724,7 @@ static uint32_t hsw_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
> if (intel_dig_port->port == PORT_A) {
> if (index)
> return 0;
> - return DIV_ROUND_CLOSEST(dev_priv->display.get_display_clock_speed(dev), 2000);
> + return DIV_ROUND_CLOSEST(dev_priv->cdclk_freq, 2000);
> } else if (dev_priv->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
> /* Workaround for non-ULT HSW */
> switch (index) {
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index ce1d079..0046cb4 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -1815,7 +1815,7 @@ hsw_compute_linetime_wm(struct drm_device *dev, struct drm_crtc *crtc)
> linetime = DIV_ROUND_CLOSEST(mode->crtc_htotal * 1000 * 8,
> mode->crtc_clock);
> ips_linetime = DIV_ROUND_CLOSEST(mode->crtc_htotal * 1000 * 8,
> - dev_priv->display.get_display_clock_speed(dev_priv->dev));
> + dev_priv->cdclk_freq);
>
> return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |
> PIPE_WM_LINETIME_TIME(linetime);
> --
> 1.9.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-05-28 18:27 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-22 8:22 [PATCH v4 00/12] All sort of cdclk stuff Mika Kahola
2015-05-22 8:22 ` [PATCH v4 01/12] drm/i915: Fix i855 get_display_clock_speed Mika Kahola
2015-05-28 18:12 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 02/12] drm/i915: Fix 852GM/GMV cdclk Mika Kahola
2015-05-28 18:16 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 03/12] drm/i915: Add cdclk extraction for g33, g965gm and g4x Mika Kahola
2015-05-28 18:17 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 04/12] drm/i915: Warn when cdclk for the platforms is not known Mika Kahola
2015-05-28 18:19 ` Damien Lespiau
2015-05-29 7:57 ` Daniel Vetter
2015-05-22 8:22 ` [PATCH v4 05/12] drm/i915: Cache current cdclk frequency in dev_priv Mika Kahola
2015-05-28 18:24 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 06/12] drm/i915: Use cached cdclk value Mika Kahola
2015-05-28 18:27 ` Damien Lespiau [this message]
2015-05-22 8:22 ` [PATCH v4 07/12] drm/i915: Unify ilk and hsw .get_aux_clock_divider Mika Kahola
2015-05-28 18:31 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 8/8] drm/i915: Store max cdclk value in dev_priv Mika Kahola
2015-05-28 18:32 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 09/12] drm/i915: Don't enable IPS when pixel rate exceeds 95% Mika Kahola
2015-05-28 18:35 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 10/12] drm/i915: HSW cdclk support Mika Kahola
2015-05-29 11:30 ` Damien Lespiau
2015-05-29 12:06 ` Kahola, Mika
2015-05-29 12:56 ` Damien Lespiau
2015-05-29 13:51 ` Ville Syrjälä
2015-05-22 8:22 ` [PATCH v4 11/12] drm/i915: Add IS_BDW_ULX Mika Kahola
2015-05-29 11:33 ` Damien Lespiau
2015-05-22 8:22 ` [PATCH v4 12/12] drm/i915: BDW clock change support Mika Kahola
2015-05-29 11:45 ` Damien Lespiau
2015-05-22 8:41 ` [PATCH v4 00/12] All sort of cdclk stuff Jani Nikula
2015-05-22 8:46 ` Jani Nikula
2015-05-27 21:49 ` Joe Konno
2015-05-28 15:29 ` Damien Lespiau
2015-05-28 16:01 ` Daniel Vetter
2015-05-28 17:11 ` Joe Konno
2015-05-28 17:20 ` Damien Lespiau
2015-05-28 17:17 ` Jani Nikula
2015-05-28 17:28 ` Damien Lespiau
2015-05-28 17:40 ` Jani Nikula
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150528182737.GK24676@strange.ger.corp.intel.com \
--to=damien.lespiau@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=mika.kahola@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox