From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Akash Goel <akash.goel@intel.com>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 3/3] drm/i915/skl: Updated the i915_ring_freq_table debugfs function
Date: Thu, 4 Jun 2015 11:30:39 +0300 [thread overview]
Message-ID: <20150604083039.GN5176@intel.com> (raw)
In-Reply-To: <1433405196.30388.31.camel@akashgoe-desktop>
On Thu, Jun 04, 2015 at 01:36:36PM +0530, Akash Goel wrote:
> On Wed, 2015-06-03 at 14:27 -0700, Rodrigo Vivi wrote:
> > On Tue, May 12, 2015 at 12:49 AM, <akash.goel@intel.com> wrote:
> > > From: Akash Goel <akash.goel@intel.com>
> > >
> > > Updated the i915_ring_freq_table debugfs function to allow read of ring
> > > frequency table through Punit interface, for SKL also.
> > >
> > > Signed-off-by: Akash Goel <akash.goel@intel.com>
> > > ---
> > > drivers/gpu/drm/i915/i915_debugfs.c | 21 ++++++++++++++++-----
> > > 1 file changed, 16 insertions(+), 5 deletions(-)
> > >
> > > diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
> > > index 9e5a56c..32527de 100644
> > > --- a/drivers/gpu/drm/i915/i915_debugfs.c
> > > +++ b/drivers/gpu/drm/i915/i915_debugfs.c
> > > @@ -1769,8 +1769,9 @@ static int i915_ring_freq_table(struct seq_file *m, void *unused)
> > > struct drm_i915_private *dev_priv = dev->dev_private;
> > > int ret = 0;
> > > int gpu_freq, ia_freq;
> > > + unsigned int max_gpu_freq, min_gpu_freq;
> > >
> > > - if (!(IS_GEN6(dev) || IS_GEN7(dev))) {
> > > + if (!(IS_GEN6(dev) || IS_GEN7(dev) || IS_SKYLAKE(dev))) {
> >
> > Why HSW and BDW aren't here and SKL is back?
> > Again, I'm without doc for this, sorry...
>
> Sorry not sure that why HSW/BDW aren't used here. For them also this
> interface should work.
HSW is included in the GEN7 check. But so is VLV and that one should be
rejected. BDW is genuinely misising. Can you fix it all up while you're
poking at it?
>
> >
> > > seq_puts(m, "unsupported on this chipset\n");
> > > return 0;
> > > }
> > > @@ -1783,17 +1784,27 @@ static int i915_ring_freq_table(struct seq_file *m, void *unused)
> > > if (ret)
> > > goto out;
> > >
> > > + if (IS_SKYLAKE(dev)) {
> > > + /* Convert GT frequency to 50 HZ units */
> > > + min_gpu_freq =
> > > + dev_priv->rps.min_freq_softlimit / GEN9_FREQ_SCALER;
> > > + max_gpu_freq =
> > > + dev_priv->rps.max_freq_softlimit / GEN9_FREQ_SCALER;
> > > + } else {
> > > + min_gpu_freq = dev_priv->rps.min_freq_softlimit;
> > > + max_gpu_freq = dev_priv->rps.max_freq_softlimit;
> > > + }
> > > +
> > > seq_puts(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n");
> > >
> > > - for (gpu_freq = dev_priv->rps.min_freq_softlimit;
> > > - gpu_freq <= dev_priv->rps.max_freq_softlimit;
> > > - gpu_freq++) {
> > > + for (gpu_freq = min_gpu_freq; gpu_freq <= max_gpu_freq; gpu_freq++) {
> > > ia_freq = gpu_freq;
> > > sandybridge_pcode_read(dev_priv,
> > > GEN6_PCODE_READ_MIN_FREQ_TABLE,
> > > &ia_freq);
> > > seq_printf(m, "%d\t\t%d\t\t\t\t%d\n",
> > > - intel_gpu_freq(dev_priv, gpu_freq),
> > > + intel_gpu_freq(dev_priv, (gpu_freq *
> > > + (IS_SKYLAKE(dev) ? GEN9_FREQ_SCALER : 1))),
> >
> > here the scaler conversion made sense to me...
> >
> > > ((ia_freq >> 0) & 0xff) * 100,
> > > ((ia_freq >> 8) & 0xff) * 100);
> > > }
> > > --
> > > 1.9.2
> > >
> > > _______________________________________________
> > > Intel-gfx mailing list
> > > Intel-gfx@lists.freedesktop.org
> > > http://lists.freedesktop.org/mailman/listinfo/intel-gfx
> >
> >
> >
>
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-06-04 8:30 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-05 11:30 [PATCH 1/2] drm/i915/skl: Retrieve the Rpe value from Pcode akash.goel
2015-05-05 11:30 ` [PATCH 2/2] drm/i915/skl: Ring frequency table programming changes akash.goel
2015-05-05 19:20 ` shuang.he
2015-05-12 7:49 ` [PATCH 3/3] drm/i915/skl: Updated the i915_ring_freq_table debugfs function akash.goel
2015-06-03 21:27 ` Rodrigo Vivi
2015-06-04 8:06 ` Akash Goel
2015-06-04 8:30 ` Ville Syrjälä [this message]
2015-06-03 21:24 ` [PATCH 2/2] drm/i915/skl: Ring frequency table programming changes Rodrigo Vivi
2015-06-04 8:03 ` Akash Goel
2015-06-03 21:19 ` [PATCH 1/2] drm/i915/skl: Retrieve the Rpe value from Pcode Rodrigo Vivi
2015-06-04 7:49 ` Akash Goel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150604083039.GN5176@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=akash.goel@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox