From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Chandra Konduru <chandra.konduru@intel.com>
Cc: daniel.vetter@intel.com, intel-gfx@lists.freedesktop.org,
ville.syrjala@intel.com
Subject: Re: [PATCH 05/15] drm/i915: Stage scaler request for NV12 as src format
Date: Fri, 4 Sep 2015 13:17:18 +0300 [thread overview]
Message-ID: <20150904101718.GC29811@intel.com> (raw)
In-Reply-To: <1440032556-9920-6-git-send-email-chandra.konduru@intel.com>
On Wed, Aug 19, 2015 at 06:02:26PM -0700, Chandra Konduru wrote:
> This patch stages a scaler request when input format
> is NV12. The same scaler does both chroma-upsampling
> and resolution scaling as needed.
>
> v2:
> -Added helper function for need_scaling (Ville)
>
> v3:
> -Rebased to current kernel version 4.2.0.rc4 (me)
>
> Signed-off-by: Chandra Konduru <chandra.konduru@intel.com>
> ---
> drivers/gpu/drm/i915/intel_display.c | 30 ++++++++++++++++++++++++------
> 1 file changed, 24 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index 3ee1c17..411b211 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -4341,10 +4341,27 @@ static void cpt_verify_modeset(struct drm_device *dev, int pipe)
> }
> }
>
> +static int skl_need_scaling(int src_w, int dst_w, int src_h, int dst_h,
Make it bool.
I'd reorder the arguments to group src_w and src_h together,
and dst_w and dst_h together.
> + int rotation, uint32_t pixel_format)
Indentation is weird. rotation should be unsigned int.
> +{
> + /* scaling is required when src dst sizes doesn't match or format is NV12 */
> + if (src_w != dst_w || src_h != dst_h)
> + return 1;
> +
> + if (intel_rotation_90_or_270(rotation) &&
> + (src_h != dst_w || src_w != dst_h))
> + return 1;
I would make this something like:
{
if (format == NV12)
return true;
if (90_270)
return ...;
else
return ...;
}
> +
> + if (pixel_format == DRM_FORMAT_NV12)
> + return 1;
> +
> + return 0;
> +}
> +
> static int
> skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach,
> unsigned scaler_user, int *scaler_id, unsigned int rotation,
> - int src_w, int src_h, int dst_w, int dst_h)
> + int src_w, int src_h, int dst_w, int dst_h, uint32_t pixel_format)
> {
> struct intel_crtc_scaler_state *scaler_state =
> &crtc_state->scaler_state;
> @@ -4352,9 +4369,8 @@ skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach,
> to_intel_crtc(crtc_state->base.crtc);
> int need_scaling;
>
> - need_scaling = intel_rotation_90_or_270(rotation) ?
> - (src_h != dst_w || src_w != dst_h):
> - (src_w != dst_w || src_h != dst_h);
> + need_scaling = skl_need_scaling(src_w, dst_w, src_h, dst_h, rotation,
> + pixel_format);
>
> /*
> * if plane is being disabled or scaler is no more required or force detach
> @@ -4423,7 +4439,7 @@ int skl_update_scaler_crtc(struct intel_crtc_state *state)
> return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX,
> &state->scaler_state.scaler_id, DRM_ROTATE_0,
> state->pipe_src_w, state->pipe_src_h,
> - adjusted_mode->hdisplay, adjusted_mode->vdisplay);
> + adjusted_mode->hdisplay, adjusted_mode->vdisplay, 0);
> }
>
> /**
> @@ -4459,7 +4475,8 @@ static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state,
> drm_rect_width(&plane_state->src) >> 16,
> drm_rect_height(&plane_state->src) >> 16,
> drm_rect_width(&plane_state->dst),
> - drm_rect_height(&plane_state->dst));
> + drm_rect_height(&plane_state->dst),
> + fb ? fb->pixel_format : 0);
>
> if (ret || plane_state->scaler_id < 0)
> return ret;
> @@ -4484,6 +4501,7 @@ static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state,
> case DRM_FORMAT_YVYU:
> case DRM_FORMAT_UYVY:
> case DRM_FORMAT_VYUY:
> + case DRM_FORMAT_NV12:
> break;
> default:
> DRM_DEBUG_KMS("[PLANE:%d] FB:%d unsupported scaling format 0x%x\n",
> --
> 1.7.9.5
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-09-04 10:17 UTC|newest]
Thread overview: 57+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-20 1:02 [PATCH 00/15] drm/i915: Adding NV12 for skylake display Chandra Konduru
2015-08-20 1:02 ` [PATCH 01/15] drm/i915: Allocate min dbuf blocks per bspec Chandra Konduru
2015-09-04 8:17 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 02/15] drm/i915: In DBUF/WM calcs for 90/270, swap w & h Chandra Konduru
2015-09-04 8:31 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 03/15] drm/i915: Add register definitions for NV12 support Chandra Konduru
2015-09-04 8:40 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 04/15] drm/i915: Set scaler mode for NV12 Chandra Konduru
2015-09-04 8:53 ` Ville Syrjälä
2015-09-04 15:03 ` Daniel Vetter
2015-08-20 1:02 ` [PATCH 05/15] drm/i915: Stage scaler request for NV12 as src format Chandra Konduru
2015-09-04 10:17 ` Ville Syrjälä [this message]
2015-08-20 1:02 ` [PATCH 06/15] drm/i915: Update format_is_yuv() to include NV12 Chandra Konduru
2015-09-04 10:17 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 07/15] drm/i915: Upscale scaler max scale for NV12 Chandra Konduru
2015-09-04 10:22 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 08/15] drm/i915: Add NV12 as supported format for primary plane Chandra Konduru
2015-08-26 8:40 ` Daniel Vetter
2015-08-27 1:40 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 09/15] drm/i915: Add NV12 as supported format for sprite plane Chandra Konduru
2015-09-04 10:28 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 10/15] drm/i915: Add NV12 support to intel_framebuffer_init Chandra Konduru
2015-09-04 10:40 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 11/15] drm/i915: Add NV12 to primary plane programming Chandra Konduru
2015-09-04 11:09 ` Ville Syrjälä
2015-09-04 15:06 ` Daniel Vetter
2015-09-05 1:10 ` Konduru, Chandra
2015-09-05 14:59 ` Ville Syrjälä
2015-09-08 23:30 ` Konduru, Chandra
2015-09-09 11:41 ` Ville Syrjälä
2015-09-09 17:12 ` Konduru, Chandra
2015-09-09 18:05 ` Ville Syrjälä
2015-09-09 20:10 ` Konduru, Chandra
2015-09-09 20:40 ` Ville Syrjälä
2015-09-09 21:09 ` Konduru, Chandra
2015-09-09 22:27 ` Ville Syrjälä
2015-09-09 23:31 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 12/15] drm/i915: Add NV12 to sprite " Chandra Konduru
2015-08-20 1:02 ` [PATCH 13/15] drm/i915: Set initial phase & trip for NV12 scaler Chandra Konduru
2015-09-04 11:15 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 14/15] drm/i915: skl nv12 workarounds Chandra Konduru
2015-08-26 8:42 ` Daniel Vetter
2015-08-27 1:44 ` Konduru, Chandra
2015-09-02 8:02 ` Daniel Vetter
2015-09-03 18:33 ` Konduru, Chandra
2015-09-04 7:40 ` Daniel Vetter
2015-09-05 2:09 ` Konduru, Chandra
2015-09-04 11:26 ` Ville Syrjälä
2015-09-05 1:28 ` Konduru, Chandra
2015-09-05 14:52 ` Ville Syrjälä
2015-09-08 23:51 ` Konduru, Chandra
2015-09-09 11:46 ` Ville Syrjälä
2015-09-09 17:20 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 15/15] drm/i915: Add 90/270 rotation for NV12 format Chandra Konduru
2015-09-04 11:30 ` Ville Syrjälä
2015-09-05 1:38 ` Konduru, Chandra
2015-09-05 14:48 ` Ville Syrjälä
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150904101718.GC29811@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=chandra.konduru@intel.com \
--cc=daniel.vetter@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).