From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Imre Deak <imre.deak@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 0/6] drm/i915/bxt: Fix DDI PHY setup for low resolutions
Date: Fri, 10 Jun 2016 15:17:33 +0300 [thread overview]
Message-ID: <20160610121733.GI4329@intel.com> (raw)
In-Reply-To: <1465323873-9786-1-git-send-email-imre.deak@intel.com>
On Tue, Jun 07, 2016 at 09:24:27PM +0300, Imre Deak wrote:
> There are two problems with the current way of enabling the DDI PHYs
> during driver loading/resuming:
> Relying on the HWs dynamic power gating may waste some power and part of
> the PHY configuration is dependent on the mode specific DDI lane count.
> To solve both of these issues split the PHY initialization, moving one
> half of it to the power well code the other half to the modeset code,
> similarly to the CHV code.
>
> Kudos to Ville for explaining about the PHY power gating and other
> quirks on CHV, it helped a lot to better understand the BXT PHY which is
> quite similar.
>
> This fixes modeset problems for modes with less than 4 lanes.
>
> Imre Deak (6):
> drm/i915/bxt: Wait for PHY1 GRC calibration synchronously
> drm/i915: Factor out intel_power_well_get/put
> drm/i915/bxt: Move DDI PHY enabling/disabling to the power well code
> drm/i915/bxt: Set DDI PHY lane latency optimization during modeset
> drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixes
> drm/i915/bxt: Sanitiy check the PHY lane power down status
Series lgtm
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> drivers/gpu/drm/i915/i915_reg.h | 12 ++
> drivers/gpu/drm/i915/intel_ddi.c | 222 ++++++++++++++++++--------------
> drivers/gpu/drm/i915/intel_display.c | 33 +++--
> drivers/gpu/drm/i915/intel_drv.h | 19 ++-
> drivers/gpu/drm/i915/intel_runtime_pm.c | 133 ++++++++++++++++---
> 5 files changed, 291 insertions(+), 128 deletions(-)
>
> --
> 2.5.0
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2016-06-10 12:17 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-07 18:24 [PATCH 0/6] drm/i915/bxt: Fix DDI PHY setup for low resolutions Imre Deak
2016-06-07 18:24 ` [PATCH 1/6] drm/i915/bxt: Wait for PHY1 GRC calibration synchronously Imre Deak
2016-06-07 18:24 ` [PATCH 2/6] drm/i915: Factor out intel_power_well_get/put Imre Deak
2016-06-08 13:53 ` Ville Syrjälä
2016-06-08 15:39 ` [PATCH v2 " Imre Deak
2016-06-07 18:24 ` [PATCH 3/6] drm/i915/bxt: Move DDI PHY enabling/disabling to the power well code Imre Deak
2016-06-07 18:24 ` [PATCH 4/6] drm/i915/bxt: Set DDI PHY lane latency optimization during modeset Imre Deak
2016-06-08 6:41 ` Ander Conselvan De Oliveira
2016-06-08 8:54 ` Imre Deak
2016-06-08 15:39 ` [PATCH v2 " Imre Deak
2016-06-07 18:24 ` [PATCH 5/6] drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixes Imre Deak
2016-06-07 18:24 ` [PATCH 6/6] drm/i915/bxt: Sanitiy check the PHY lane power down status Imre Deak
2016-06-08 14:19 ` Ville Syrjälä
2016-06-08 14:41 ` Imre Deak
2016-06-08 14:50 ` Ville Syrjälä
2016-06-08 14:55 ` Imre Deak
2016-06-08 15:05 ` Ville Syrjälä
2016-06-08 15:39 ` [PATCH v2 " Imre Deak
2016-06-08 5:47 ` ✓ Ro.CI.BAT: success for drm/i915/bxt: Fix DDI PHY setup for low resolutions Patchwork
2016-06-08 16:01 ` ✗ Ro.CI.BAT: failure for drm/i915/bxt: Fix DDI PHY setup for low resolutions (rev4) Patchwork
2016-06-09 9:09 ` Imre Deak
2016-06-10 12:17 ` Ville Syrjälä [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160610121733.GI4329@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=imre.deak@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox