From: Patchwork <patchwork@emeril.freedesktop.org>
To: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for drm/i915: per context slice/subslice powergating
Date: Wed, 25 Apr 2018 12:34:04 -0000 [thread overview]
Message-ID: <20180425123404.7324.13039@emeril.freedesktop.org> (raw)
In-Reply-To: <20180425114521.7524-1-lionel.g.landwerlin@intel.com>
== Series Details ==
Series: drm/i915: per context slice/subslice powergating
URL : https://patchwork.freedesktop.org/series/42285/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
aad432b4239c drm/i915: expose helper mapping exec flag engine to intel_engine_cs
f01ac5929e4d drm/i915: Program RPCS for Broadwell
1b1c9aba0ce7 drm/i915: don't specify pinned size for wa_bb pin/allocation
418f679dd16e drm/i915: extract per-ctx/indirect bb programming
-:44: CHECK:BRACES: Blank lines aren't necessary after an open brace '{'
#44: FILE: drivers/gpu/drm/i915/intel_lrc.c:2421:
+ if (wa_ctx->per_ctx.size) {
+
total: 0 errors, 0 warnings, 1 checks, 71 lines checked
46f6a90557d5 drm/i915: pass wa_ctx as argument
02aac22145e0 drm/i915: reprogram NOA muxes on context switch when using perf
-:233: WARNING:AVOID_BUG: Avoid crashing the kernel - try using WARN_ON & recovery code rather than BUG() or BUG_ON()
#233: FILE: drivers/gpu/drm/i915/intel_lrc.c:1697:
+ BUG_ON(batch_ptr - batch > wa_ctx->vma->obj->base.size);
total: 0 errors, 1 warnings, 0 checks, 258 lines checked
c67130ef4bd9 drm/i915: Record the sseu configuration per-context & engine
-:57: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#57: FILE: drivers/gpu/drm/i915/i915_gem_context.c:335:
+ i915_gem_context_sseu_from_device_sseu(
-:133: ERROR:CODE_INDENT: code indent should use tabs where possible
#133: FILE: drivers/gpu/drm/i915/intel_lrc.c:2410:
+^I^I GEN8_RPCS_SS_CNT_SHIFT;$
total: 1 errors, 0 warnings, 1 checks, 118 lines checked
59ec862256e6 drm/i915: Expose RPCS (SSEU) configuration to userspace
-:25: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#25:
struct drm_i915_gem_context_param_sseu sseu = { .flags = I915_EXEC_RENDER };
-:135: CHECK:BRACES: braces {} should be used on all arms of this statement
#135: FILE: drivers/gpu/drm/i915/i915_gem_context.c:905:
+ if (args->size)
[...]
+ else if (!HAS_EXECLISTS(ctx->i915))
[...]
+ else {
[...]
-:139: CHECK:BRACES: Unbalanced braces around else statement
#139: FILE: drivers/gpu/drm/i915/i915_gem_context.c:909:
+ else {
total: 0 errors, 1 warnings, 2 checks, 213 lines checked
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-04-25 12:34 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-25 11:45 [PATCH 0/8] drm/i915: per context slice/subslice powergating Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 1/8] drm/i915: expose helper mapping exec flag engine to intel_engine_cs Lionel Landwerlin
2018-04-25 11:50 ` Chris Wilson
2018-04-30 14:37 ` Lionel Landwerlin
2018-05-01 11:13 ` Chris Wilson
2018-05-03 17:12 ` Tvrtko Ursulin
2018-05-03 17:31 ` Lionel Landwerlin
2018-05-03 18:00 ` Tvrtko Ursulin
2018-05-03 20:09 ` Lionel Landwerlin
2018-05-03 20:15 ` Chris Wilson
2018-04-25 11:45 ` [PATCH 2/8] drm/i915: Program RPCS for Broadwell Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 3/8] drm/i915: don't specify pinned size for wa_bb pin/allocation Lionel Landwerlin
2018-04-25 11:52 ` Chris Wilson
2018-04-25 11:45 ` [PATCH 4/8] drm/i915: extract per-ctx/indirect bb programming Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 5/8] drm/i915: pass wa_ctx as argument Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 6/8] drm/i915: reprogram NOA muxes on context switch when using perf Lionel Landwerlin
2018-04-25 11:57 ` Chris Wilson
2018-04-25 13:23 ` Chris Wilson
2018-04-25 14:35 ` Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 7/8] drm/i915: Record the sseu configuration per-context & engine Lionel Landwerlin
2018-04-25 11:45 ` [PATCH 8/8] drm/i915: Expose RPCS (SSEU) configuration to userspace Lionel Landwerlin
2018-04-26 10:00 ` Joonas Lahtinen
2018-04-26 10:22 ` Lionel Landwerlin
2018-05-03 16:04 ` Joonas Lahtinen
2018-05-03 16:14 ` Chris Wilson
2018-05-03 16:25 ` Lionel Landwerlin
2018-05-03 16:30 ` Tvrtko Ursulin
2018-05-03 17:18 ` Tvrtko Ursulin
2018-05-04 16:25 ` Lionel Landwerlin
2018-05-08 4:04 ` Rogozhkin, Dmitry V
2018-05-08 8:24 ` Tvrtko Ursulin
2018-05-08 16:00 ` Rogozhkin, Dmitry V
2018-05-08 20:56 ` Chris Wilson
2018-05-09 15:35 ` Lionel Landwerlin
2018-04-25 12:34 ` Patchwork [this message]
2018-04-25 12:36 ` ✗ Fi.CI.SPARSE: warning for drm/i915: per context slice/subslice powergating Patchwork
2018-04-25 12:49 ` ✓ Fi.CI.BAT: success " Patchwork
2018-04-25 15:39 ` ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180425123404.7324.13039@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lionel.g.landwerlin@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).