From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Paulo Zanoni <paulo.r.zanoni@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 19/24] drm/i915/icl: store the port type for TC ports
Date: Thu, 14 Jun 2018 12:59:10 -0700 [thread overview]
Message-ID: <20180614195910.GP8374@intel.com> (raw)
In-Reply-To: <20180522002558.29262-20-paulo.r.zanoni@intel.com>
On Mon, May 21, 2018 at 05:25:53PM -0700, Paulo Zanoni wrote:
> The type is detected based on the interrupt ISR bit. Once detected,
> it's not supposed to be changed, so we have some sanity checks for
> that.
>
> Cc: Animesh Manna <animesh.manna@intel.com>
> Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/intel_display.h | 7 +++++++
> drivers/gpu/drm/i915/intel_dp.c | 36 +++++++++++++++++++++++++++++++++++-
> drivers/gpu/drm/i915/intel_drv.h | 1 +
> 3 files changed, 43 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.h b/drivers/gpu/drm/i915/intel_display.h
> index c88185ed7594..fcedc600706b 100644
> --- a/drivers/gpu/drm/i915/intel_display.h
> +++ b/drivers/gpu/drm/i915/intel_display.h
> @@ -137,6 +137,13 @@ enum tc_port {
> I915_MAX_TC_PORTS
> };
>
> +enum tc_port_type {
> + TC_PORT_UNKNOWN = 0,
> + TC_PORT_TYPEC,
> + TC_PORT_TBT,
> + TC_PORT_LEGACY,
> +};
> +
> enum dpio_channel {
> DPIO_CH0,
> DPIO_CH1
> diff --git a/drivers/gpu/drm/i915/intel_dp.c b/drivers/gpu/drm/i915/intel_dp.c
> index b477124717e7..f3d5b9eed625 100644
> --- a/drivers/gpu/drm/i915/intel_dp.c
> +++ b/drivers/gpu/drm/i915/intel_dp.c
> @@ -4730,6 +4730,38 @@ static bool icl_combo_port_connected(struct drm_i915_private *dev_priv,
> return I915_READ(ICP_SDE_ISR) & ICP_DDI_HOTPLUG(port);
> }
>
> +static void icl_update_tc_port_type(struct drm_i915_private *dev_priv,
> + struct intel_digital_port *intel_dig_port,
> + bool is_legacy, bool is_typec, bool is_tbt)
> +{
> + enum port port = intel_dig_port->base.port;
> + enum tc_port_type old_type = intel_dig_port->tc_type;
> + const char *type_str;
> +
> + WARN_ON(is_legacy + is_typec + is_tbt != 1);
> +
> + if (is_legacy) {
> + intel_dig_port->tc_type = TC_PORT_LEGACY;
> + type_str = "legacy";
> + } else if (is_typec) {
> + intel_dig_port->tc_type = TC_PORT_TYPEC;
> + type_str = "typec";
> + } else if (is_tbt) {
> + intel_dig_port->tc_type = TC_PORT_TBT;
> + type_str = "tbt";
> + } else {
> + return;
> + }
> +
> + /* Types are not supposed to be changed at runtime. */
> + WARN_ON(old_type != TC_PORT_UNKNOWN &&
> + old_type != intel_dig_port->tc_type);
> +
> + if (old_type != intel_dig_port->tc_type)
> + DRM_DEBUG_KMS("Port %c has TC type %s\n", port_name(port),
> + type_str);
> +}
> +
> static bool icl_tc_port_connected(struct drm_i915_private *dev_priv,
> struct intel_digital_port *intel_dig_port)
> {
> @@ -4750,10 +4782,12 @@ static bool icl_tc_port_connected(struct drm_i915_private *dev_priv,
> if (cpu_isr & tbt_bit)
> is_tbt = true;
>
> - WARN_ON(is_legacy + is_typec + is_tbt > 1);
> if (!is_legacy && !is_typec && !is_tbt)
> return false;
>
> + icl_update_tc_port_type(dev_priv, intel_dig_port, is_legacy, is_typec,
> + is_tbt);
I really don't like the new chain of functions this patch here starts.
for all other platforms the function is_port_connect returns true or false
immediately. For this TC/TBT design this start a new chain that not only
check if it is connected but it also updates the status... and all in a
chain of function calls....
I didn't check the code now actually. I just remember for one rebase
change that I did a while ago and saw these patches. Unfortunately I
had no better idea on when exactly call the current status when I looked.
Probably a totally separated function that is called outside right always
along with is_port_connected
update_tc_port()
is_port_connected()
just to keep is_port_connect as simple as it is on any other platform
and this new meaning of status update in a separated block.
Thanks,
Rodrigo.
> +
> return true;
> }
>
> diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h
> index a54232c270e1..8602f2e17d86 100644
> --- a/drivers/gpu/drm/i915/intel_drv.h
> +++ b/drivers/gpu/drm/i915/intel_drv.h
> @@ -1169,6 +1169,7 @@ struct intel_digital_port {
> bool release_cl2_override;
> uint8_t max_lanes;
> enum intel_display_power_domain ddi_io_power_domain;
> + enum tc_port_type tc_type;
>
> void (*write_infoframe)(struct drm_encoder *encoder,
> const struct intel_crtc_state *crtc_state,
> --
> 2.14.3
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-06-14 19:59 UTC|newest]
Thread overview: 127+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-22 0:25 [PATCH 00/24] More ICL display patches Paulo Zanoni
2018-05-22 0:25 ` [PATCH 01/24] drm/i915/icl: Extend AUX F interrupts to ICL Paulo Zanoni
2018-05-23 19:02 ` Srivatsa, Anusha
2018-05-22 0:25 ` [PATCH 02/24] drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISC Paulo Zanoni
2018-05-24 9:22 ` Mika Kuoppala
2018-05-24 22:51 ` Dhinakaran Pandiyan
2018-05-25 12:00 ` Mika Kuoppala
2018-05-25 19:43 ` [PATCH v2] " Dhinakaran Pandiyan
2018-05-25 19:56 ` Chris Wilson
2018-06-14 1:51 ` Dhinakaran Pandiyan
2018-06-14 10:32 ` Ville Syrjälä
2018-06-14 20:21 ` Dhinakaran Pandiyan
2018-06-14 19:54 ` [PATCH v3] " Dhinakaran Pandiyan
2018-06-15 23:18 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 03/24] drm/i915/icl: introduce tc_port Paulo Zanoni
2018-05-22 6:13 ` Kumar, Mahesh
2018-05-22 0:25 ` [PATCH 04/24] drm/i915/icl: Support for TC North Display interrupts Paulo Zanoni
2018-06-13 22:20 ` Lucas De Marchi
2018-06-15 23:47 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 05/24] drm/i915/icp: Add Interrupt Support Paulo Zanoni
2018-05-24 23:53 ` Lucas De Marchi
2018-05-25 0:45 ` Dhinakaran Pandiyan
2018-05-25 0:43 ` Lucas De Marchi
2018-05-30 0:04 ` Lucas De Marchi
2018-06-13 22:23 ` Lucas De Marchi
2018-06-14 0:04 ` Paulo Zanoni
2018-06-14 2:21 ` Dhinakaran Pandiyan
2018-06-18 19:10 ` Anusha Srivatsa
2018-05-22 0:25 ` [PATCH 06/24] drm/i915/ICL: Add register definition for DFLEXDPMLE Paulo Zanoni
2018-05-25 0:26 ` Paulo Zanoni
2018-05-25 16:14 ` Lucas De Marchi
2018-05-25 16:58 ` Manasi Navare
2018-05-25 18:52 ` [PATCH v2 " Manasi Navare
2018-05-25 19:03 ` [PATCH v3 06/24] drm/i915/icl: " Manasi Navare
2018-05-22 0:25 ` [PATCH 07/24] drm/i915/icl: Add DDI HDMI level selection for ICL Paulo Zanoni
2018-05-25 16:26 ` Lucas De Marchi
2018-06-01 22:32 ` Paulo Zanoni
2018-06-11 23:51 ` Lucas De Marchi
2018-05-22 0:25 ` [PATCH 08/24] drm/i915/icl: Map VBT DDC Pin to BSpec DDC Pin Paulo Zanoni
2018-05-23 19:43 ` James Ausmus
2018-05-22 0:25 ` [PATCH 09/24] drm/i915/icl: Add Icelake PCH detection Paulo Zanoni
2018-05-25 0:29 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 10/24] drm/i915/icl: add icelake_get_ddi_pll() Paulo Zanoni
2018-06-13 23:15 ` Lucas De Marchi
2018-06-13 23:51 ` Paulo Zanoni
2018-06-13 23:55 ` Lucas De Marchi
2018-05-22 0:25 ` [PATCH 11/24] drm/i915/icl: Get DDI clock for ICL based on PLLs Paulo Zanoni
2018-05-22 11:44 ` Mika Kahola
2018-05-23 5:48 ` Lucas De Marchi
2018-05-23 21:54 ` Paulo Zanoni
2018-05-23 21:15 ` Paulo Zanoni
2018-05-23 22:44 ` [PATCH v2 " Paulo Zanoni
2018-05-24 13:12 ` Mika Kahola
2018-05-22 0:25 ` [PATCH 12/24] drm/i915/icl: Calculate link clock using the new registers Paulo Zanoni
2018-05-25 0:33 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 13/24] drm/i915/icl: unconditionally init DDI for every port Paulo Zanoni
2018-06-13 23:34 ` Lucas De Marchi
2018-06-13 23:47 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 14/24] drm/i915/icl: start adding the TBT pll Paulo Zanoni
2018-06-14 0:37 ` Lucas De Marchi
2018-05-22 0:25 ` [PATCH 15/24] drm/i915/icl: compute the TBT PLL registers Paulo Zanoni
2018-06-08 20:19 ` Srivatsa, Anusha
2018-06-13 21:19 ` Paulo Zanoni
2018-06-18 19:57 ` Srivatsa, Anusha
2018-06-13 21:42 ` [PATCH v2 " Paulo Zanoni
2018-05-22 0:25 ` [PATCH 16/24] drm/i915/icl: Handle hotplug interrupts for DP over TBT Paulo Zanoni
2018-06-14 0:51 ` Lucas De Marchi
2018-05-22 0:25 ` [PATCH 17/24] drm/i915/icl: Add 10-bit support for hdmi Paulo Zanoni
2018-06-20 16:55 ` Ville Syrjälä
2018-05-22 0:25 ` [PATCH 18/24] drm/i915/icl: implement icl_digital_port_connected() Paulo Zanoni
2018-06-19 22:28 ` Lucas De Marchi
2018-06-20 21:01 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 19/24] drm/i915/icl: store the port type for TC ports Paulo Zanoni
2018-06-14 19:59 ` Rodrigo Vivi [this message]
2018-06-21 0:37 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 20/24] drm/i915/icl: implement the tc/legacy HPD {dis, }connect flow for DP Paulo Zanoni
2018-06-21 22:04 ` Srivatsa, Anusha
2018-07-11 21:28 ` Paulo Zanoni
2018-05-22 0:25 ` [PATCH 21/24] drm/i915/icl: implement the legacy HPD {dis, }connect flow for HDMI Paulo Zanoni
2018-06-26 11:41 ` Mika Kahola
2018-05-22 0:25 ` [PATCH 22/24] drm/i915/icl: Update FIA supported lane count for hpd Paulo Zanoni
2018-06-21 22:45 ` Srivatsa, Anusha
2018-05-22 0:25 ` [PATCH 23/24] drm/i915/icl: program MG_DP_MODE Paulo Zanoni
2018-06-19 12:59 ` Maarten Lankhorst
2018-06-19 13:00 ` Maarten Lankhorst
2018-05-22 0:25 ` [PATCH 24/24] drm/i915/icl: toggle PHY clock gating around link training Paulo Zanoni
2018-06-19 13:22 ` Maarten Lankhorst
2018-05-22 0:38 ` ✗ Fi.CI.CHECKPATCH: warning for More ICL display patches Patchwork
2018-05-22 0:45 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-05-22 1:00 ` ✓ Fi.CI.BAT: success " Patchwork
2018-05-22 1:52 ` ✓ Fi.CI.IGT: " Patchwork
2018-05-23 22:59 ` ✗ Fi.CI.CHECKPATCH: warning for More ICL display patches (rev2) Patchwork
2018-05-23 23:06 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-05-23 23:19 ` ✓ Fi.CI.BAT: success " Patchwork
2018-05-24 0:54 ` ✗ Fi.CI.IGT: failure " Patchwork
2018-05-24 23:42 ` [PATCH 25/24] drm/i915/icl: fix gmbus gpio pin mapping Paulo Zanoni
2018-05-24 23:42 ` [PATCH 26/24] drm/i915/icl: Add allowed DP rates for Icelake Paulo Zanoni
2018-05-25 18:32 ` James Ausmus
2018-06-01 23:43 ` Paulo Zanoni
2018-06-14 19:24 ` Rodrigo Vivi
2018-06-15 0:45 ` Manasi Navare
2018-06-15 5:20 ` Rodrigo Vivi
2018-06-14 19:23 ` Rodrigo Vivi
2018-06-19 20:39 ` Manasi Navare
2018-05-24 23:42 ` [PATCH 27/24] drm/i915/dp: Add support for HBR3 and TPS4 during link training Paulo Zanoni
2018-05-25 18:41 ` James Ausmus
2018-05-24 23:42 ` [PATCH 28/24] drm/i915/icl: implement DVFS for ICL Paulo Zanoni
2018-06-14 19:47 ` Rodrigo Vivi
2018-05-24 23:42 ` [PATCH 29/24] drm/i915/icl: DP_AUX_E is valid on ICL+ Paulo Zanoni
2018-05-25 0:12 ` Paulo Zanoni
2018-06-11 23:01 ` Paulo Zanoni
2018-05-24 23:42 ` [PATCH 30/24] drm/i915/icl: update VBT's child_device_config flags2 field Paulo Zanoni
2018-06-14 19:33 ` Rodrigo Vivi
2018-05-25 0:36 ` [PATCH 25/24] drm/i915/icl: fix gmbus gpio pin mapping Lucas De Marchi
2018-05-25 16:24 ` Ville Syrjälä
2018-05-25 16:26 ` Lucas De Marchi
2018-06-14 19:28 ` Rodrigo Vivi
2018-06-14 19:07 ` Rodrigo Vivi
2018-06-14 20:43 ` Paulo Zanoni
2018-05-24 23:59 ` ✗ Fi.CI.CHECKPATCH: warning for More ICL display patches (rev7) Patchwork
2018-05-25 0:06 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-05-25 0:14 ` ✗ Fi.CI.BAT: failure " Patchwork
2018-05-25 0:49 ` ✗ Fi.CI.BAT: failure for More ICL display patches (rev8) Patchwork
2018-05-25 20:11 ` ✗ Fi.CI.BAT: failure for More ICL display patches (rev11) Patchwork
2018-06-01 23:22 ` [PATCH 00/24] More ICL display patches Paulo Zanoni
2018-06-13 21:49 ` ✗ Fi.CI.BAT: failure for More ICL display patches (rev12) Patchwork
2018-06-14 20:20 ` ✗ Fi.CI.BAT: failure for More ICL display patches (rev13) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180614195910.GP8374@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=paulo.r.zanoni@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).