From mboxrd@z Thu Jan  1 00:00:00 1970
From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Subject: [PATCH] dma-fence: Use non-atomic bitops while under
 the lock
Date: Thu,  3 Oct 2019 11:12:47 +0100
Message-ID: <20191003101247.809-1-tvrtko.ursulin@linux.intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

RnJvbTogVHZydGtvIFVyc3VsaW4gPHR2cnRrby51cnN1bGluQGludGVsLmNvbT4KCldlIGRvIG5v
dCBoYXZlIHRvIHVzZSBhdG9taWMgYml0b3BzIHdoZW4gYWxyZWFkeSB1bmRlciB0aGUgc3Bpbmxv
Y2suCgpTYXZlcyBvbiBhIGhhbmRmdWwgb2YgbG9jayBpbnN0cnVjdGlvbiBwcmVmaXhlcywgb24g
eDg2IGF0IGxlYXN0LgoKU2lnbmVkLW9mZi1ieTogVHZydGtvIFVyc3VsaW4gPHR2cnRrby51cnN1
bGluQGludGVsLmNvbT4KQ2M6IGRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKQ2M6IENo
cmlzIFdpbHNvbiA8Y2hyaXNAY2hyaXMtd2lsc29uLmNvLnVrPgotLS0KIGRyaXZlcnMvZG1hLWJ1
Zi9kbWEtZmVuY2UuYyB8IDE0ICsrKysrKystLS0tLS0tCiAxIGZpbGUgY2hhbmdlZCwgNyBpbnNl
cnRpb25zKCspLCA3IGRlbGV0aW9ucygtKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZG1hLWJ1Zi9k
bWEtZmVuY2UuYyBiL2RyaXZlcnMvZG1hLWJ1Zi9kbWEtZmVuY2UuYwppbmRleCAyYzEzNmFlZTNl
NzkuLmYwYjQ4MDA0MmUyZiAxMDA2NDQKLS0tIGEvZHJpdmVycy9kbWEtYnVmL2RtYS1mZW5jZS5j
CisrKyBiL2RyaXZlcnMvZG1hLWJ1Zi9kbWEtZmVuY2UuYwpAQCAtMTMzLDE1ICsxMzMsMTUgQEAg
aW50IGRtYV9mZW5jZV9zaWduYWxfbG9ja2VkKHN0cnVjdCBkbWFfZmVuY2UgKmZlbmNlKQogCiAJ
bG9ja2RlcF9hc3NlcnRfaGVsZChmZW5jZS0+bG9jayk7CiAKLQlpZiAodW5saWtlbHkodGVzdF9h
bmRfc2V0X2JpdChETUFfRkVOQ0VfRkxBR19TSUdOQUxFRF9CSVQsCi0JCQkJICAgICAgJmZlbmNl
LT5mbGFncykpKQorCWlmICh1bmxpa2VseShfX3Rlc3RfYW5kX3NldF9iaXQoRE1BX0ZFTkNFX0ZM
QUdfU0lHTkFMRURfQklULAorCQkJCQkmZmVuY2UtPmZsYWdzKSkpCiAJCXJldHVybiAtRUlOVkFM
OwogCiAJLyogU3Rhc2ggdGhlIGNiX2xpc3QgYmVmb3JlIHJlcGxhY2luZyBpdCB3aXRoIHRoZSB0
aW1lc3RhbXAgKi8KIAlsaXN0X3JlcGxhY2UoJmZlbmNlLT5jYl9saXN0LCAmY2JfbGlzdCk7CiAK
IAlmZW5jZS0+dGltZXN0YW1wID0ga3RpbWVfZ2V0KCk7Ci0Jc2V0X2JpdChETUFfRkVOQ0VfRkxB
R19USU1FU1RBTVBfQklULCAmZmVuY2UtPmZsYWdzKTsKKwlfX3NldF9iaXQoRE1BX0ZFTkNFX0ZM
QUdfVElNRVNUQU1QX0JJVCwgJmZlbmNlLT5mbGFncyk7CiAJdHJhY2VfZG1hX2ZlbmNlX3NpZ25h
bGVkKGZlbmNlKTsKIAogCWxpc3RfZm9yX2VhY2hfZW50cnlfc2FmZShjdXIsIHRtcCwgJmNiX2xp
c3QsIG5vZGUpIHsKQEAgLTM0Myw4ICszNDMsOCBAQCBpbnQgZG1hX2ZlbmNlX2FkZF9jYWxsYmFj
ayhzdHJ1Y3QgZG1hX2ZlbmNlICpmZW5jZSwgc3RydWN0IGRtYV9mZW5jZV9jYiAqY2IsCiAKIAlz
cGluX2xvY2tfaXJxc2F2ZShmZW5jZS0+bG9jaywgZmxhZ3MpOwogCi0Jd2FzX3NldCA9IHRlc3Rf
YW5kX3NldF9iaXQoRE1BX0ZFTkNFX0ZMQUdfRU5BQkxFX1NJR05BTF9CSVQsCi0JCQkJICAgJmZl
bmNlLT5mbGFncyk7CisJd2FzX3NldCA9IF9fdGVzdF9hbmRfc2V0X2JpdChETUFfRkVOQ0VfRkxB
R19FTkFCTEVfU0lHTkFMX0JJVCwKKwkJCQkgICAgICZmZW5jZS0+ZmxhZ3MpOwogCiAJaWYgKHRl
c3RfYml0KERNQV9GRU5DRV9GTEFHX1NJR05BTEVEX0JJVCwgJmZlbmNlLT5mbGFncykpCiAJCXJl
dCA9IC1FTk9FTlQ7CkBAIC00NzMsOCArNDczLDggQEAgZG1hX2ZlbmNlX2RlZmF1bHRfd2FpdChz
dHJ1Y3QgZG1hX2ZlbmNlICpmZW5jZSwgYm9vbCBpbnRyLCBzaWduZWQgbG9uZyB0aW1lb3V0KQog
CQlnb3RvIG91dDsKIAl9CiAKLQl3YXNfc2V0ID0gdGVzdF9hbmRfc2V0X2JpdChETUFfRkVOQ0Vf
RkxBR19FTkFCTEVfU0lHTkFMX0JJVCwKLQkJCQkgICAmZmVuY2UtPmZsYWdzKTsKKwl3YXNfc2V0
ID0gX190ZXN0X2FuZF9zZXRfYml0KERNQV9GRU5DRV9GTEFHX0VOQUJMRV9TSUdOQUxfQklULAor
CQkJCSAgICAgJmZlbmNlLT5mbGFncyk7CiAKIAlpZiAodGVzdF9iaXQoRE1BX0ZFTkNFX0ZMQUdf
U0lHTkFMRURfQklULCAmZmVuY2UtPmZsYWdzKSkKIAkJZ290byBvdXQ7Ci0tIAoyLjIwLjEKCl9f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVsLWdmeCBt
YWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3Rz
LmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVsLWdmeA==