From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Kumar Valsan, Prathap" Subject: Re: [PATCH] drm/i915/selftests: Add coverage of mocs registers Date: Thu, 24 Oct 2019 13:01:31 -0400 Message-ID: <20191024170131.GR3257@intel.com> References: <20191022115126.18746-4-chris@chris-wilson.co.uk> <20191022115705.4744-1-chris@chris-wilson.co.uk> <20191023210340.GP3257@intel.com> <157190120947.18724.9509951564701317530@skylake-alporthouse-com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by gabe.freedesktop.org (Postfix) with ESMTPS id EA93B892C5 for ; Thu, 24 Oct 2019 16:44:18 +0000 (UTC) Content-Disposition: inline In-Reply-To: <157190120947.18724.9509951564701317530@skylake-alporthouse-com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Chris Wilson Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org T24gVGh1LCBPY3QgMjQsIDIwMTkgYXQgMDg6MTM6MjlBTSArMDEwMCwgQ2hyaXMgV2lsc29uIHdy b3RlOgo+IFF1b3RpbmcgS3VtYXIgVmFsc2FuLCBQcmF0aGFwICgyMDE5LTEwLTIzIDIyOjAzOjQw KQo+ID4gT24gVHVlLCBPY3QgMjIsIDIwMTkgYXQgMTI6NTc6MDVQTSArMDEwMCwgQ2hyaXMgV2ls c29uIHdyb3RlOgo+ID4gPiBQcm9iZSB0aGUgbW9jcyByZWdpc3RlcnMgZm9yIG5ldyBjb250ZXh0 cyBhbmQgYWNyb3NzIEdQVSByZXNldHMuIFNpbWlsYXIKPiA+ID4gdG8gaW50ZWxfd29ya2Fyb3Vu ZHMsIHdlIGhhdmUgdGFibGVzIG9mIHdoYXQgcmVnaXN0ZXIgdmFsdWVzIHdlIGV4cGVjdAo+ID4g PiB0byBzZWUsIHNvIHZlcmlmeSB0aGF0IHVzZXIgY29udGV4dHMgYXJlIGFmZmVjdGVkIGJ5IHRo ZW0uIEluIHRoZQo+ID4gPiBmdXR1cmUsIHdlIHNob3VsZCBhZGQgdGVzdHMgc2ltaWxhciB0byBp bnRlbF9zc2V1IHRvIGNvdmVyIGR5bmFtaWMKPiA+ID4gcmVjb25maWd1cmF0aW9ucy4KPiA+ID4g Cj4gPiA+IFNpZ25lZC1vZmYtYnk6IENocmlzIFdpbHNvbiA8Y2hyaXNAY2hyaXMtd2lsc29uLmNv LnVrPgo+ID4gPiBDYzogUHJhdGhhcCBLdW1hciBWYWxzYW4gPHByYXRoYXAua3VtYXIudmFsc2Fu QGludGVsLmNvbT4KPiA+ID4gQ2M6IE1pa2EgS3VvcHBhbGEgPG1pa2Eua3VvcHBhbGFAbGludXgu aW50ZWwuY29tPgo+ID4gCj4gPiBzL2Zvcl9lYWNoX2VuZ2luZS9mb3JfZWFjaF91YWJpX2VuZ2lu ZSA/Cj4gCj4gTm8sIHdlIGFyZSBpbnNpZGUgdGhlIGd0IGNvbXBhcnRtZW50LCBzbyB3ZSBvbmx5 IG9wZXJhdGUgd2l0aGluIG91cgo+IGxpdHRsZSBlbmNsb3N1cmUuIFRoaW5rIHBhcmFsbGVsaXNt Li4uCk9rLiBUaGFua3MuCj4gLUNocmlzCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZy ZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3Rp bmZvL2ludGVsLWdmeA== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A31C1CA9EAF for ; Thu, 24 Oct 2019 16:44:20 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7F8D520679 for ; Thu, 24 Oct 2019 16:44:20 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7F8D520679 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=intel-gfx-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id E38D6892C5; Thu, 24 Oct 2019 16:44:19 +0000 (UTC) Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by gabe.freedesktop.org (Postfix) with ESMTPS id EA93B892C5 for ; Thu, 24 Oct 2019 16:44:18 +0000 (UTC) X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 24 Oct 2019 09:44:18 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,225,1569308400"; d="scan'208";a="192245259" Received: from pkumarva-server.ra.intel.com (HELO intel.com) ([10.23.184.130]) by orsmga008.jf.intel.com with ESMTP; 24 Oct 2019 09:44:18 -0700 Date: Thu, 24 Oct 2019 13:01:31 -0400 From: "Kumar Valsan, Prathap" To: Chris Wilson Message-ID: <20191024170131.GR3257@intel.com> References: <20191022115126.18746-4-chris@chris-wilson.co.uk> <20191022115705.4744-1-chris@chris-wilson.co.uk> <20191023210340.GP3257@intel.com> <157190120947.18724.9509951564701317530@skylake-alporthouse-com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <157190120947.18724.9509951564701317530@skylake-alporthouse-com> User-Agent: Mutt/1.11.3 (2019-02-01) Subject: Re: [Intel-gfx] [PATCH] drm/i915/selftests: Add coverage of mocs registers X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: intel-gfx@lists.freedesktop.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" Message-ID: <20191024170131.HbCsbAoYBkseDgAwXysfRyutT_Y4vdf5Hx8kOjr-mp4@z> T24gVGh1LCBPY3QgMjQsIDIwMTkgYXQgMDg6MTM6MjlBTSArMDEwMCwgQ2hyaXMgV2lsc29uIHdy b3RlOgo+IFF1b3RpbmcgS3VtYXIgVmFsc2FuLCBQcmF0aGFwICgyMDE5LTEwLTIzIDIyOjAzOjQw KQo+ID4gT24gVHVlLCBPY3QgMjIsIDIwMTkgYXQgMTI6NTc6MDVQTSArMDEwMCwgQ2hyaXMgV2ls c29uIHdyb3RlOgo+ID4gPiBQcm9iZSB0aGUgbW9jcyByZWdpc3RlcnMgZm9yIG5ldyBjb250ZXh0 cyBhbmQgYWNyb3NzIEdQVSByZXNldHMuIFNpbWlsYXIKPiA+ID4gdG8gaW50ZWxfd29ya2Fyb3Vu ZHMsIHdlIGhhdmUgdGFibGVzIG9mIHdoYXQgcmVnaXN0ZXIgdmFsdWVzIHdlIGV4cGVjdAo+ID4g PiB0byBzZWUsIHNvIHZlcmlmeSB0aGF0IHVzZXIgY29udGV4dHMgYXJlIGFmZmVjdGVkIGJ5IHRo ZW0uIEluIHRoZQo+ID4gPiBmdXR1cmUsIHdlIHNob3VsZCBhZGQgdGVzdHMgc2ltaWxhciB0byBp bnRlbF9zc2V1IHRvIGNvdmVyIGR5bmFtaWMKPiA+ID4gcmVjb25maWd1cmF0aW9ucy4KPiA+ID4g Cj4gPiA+IFNpZ25lZC1vZmYtYnk6IENocmlzIFdpbHNvbiA8Y2hyaXNAY2hyaXMtd2lsc29uLmNv LnVrPgo+ID4gPiBDYzogUHJhdGhhcCBLdW1hciBWYWxzYW4gPHByYXRoYXAua3VtYXIudmFsc2Fu QGludGVsLmNvbT4KPiA+ID4gQ2M6IE1pa2EgS3VvcHBhbGEgPG1pa2Eua3VvcHBhbGFAbGludXgu aW50ZWwuY29tPgo+ID4gCj4gPiBzL2Zvcl9lYWNoX2VuZ2luZS9mb3JfZWFjaF91YWJpX2VuZ2lu ZSA/Cj4gCj4gTm8sIHdlIGFyZSBpbnNpZGUgdGhlIGd0IGNvbXBhcnRtZW50LCBzbyB3ZSBvbmx5 IG9wZXJhdGUgd2l0aGluIG91cgo+IGxpdHRsZSBlbmNsb3N1cmUuIFRoaW5rIHBhcmFsbGVsaXNt Li4uCk9rLiBUaGFua3MuCj4gLUNocmlzCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZy ZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3Rp bmZvL2ludGVsLWdmeA==