[Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/edp: enable eDP Multi-SST Operation (MSO)

Patchwork
2021-02-11T16:03:28Z

[-- Attachment #1.1: Type: text/plain, Size: 3911 bytes --]

== Series Details ==

Series: drm/i915/edp: enable eDP Multi-SST Operation (MSO)
URL : https://patchwork.freedesktop.org/series/86992/
State : success

== Summary ==

CI Bug Log - changes from CI_DRM_9761 -> Patchwork_19665
====================================================

Summary
-------

**SUCCESS**

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/index.html

Known issues
------------

Here are the changes found in Patchwork_19665 that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@gem_exec_suspend@basic-s3:
- fi-tgl-u2: [PASS][1] -> [FAIL][2] ([i915#1888])
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9761/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html

* igt@gem_mmap_gtt@basic:
- fi-tgl-y: [PASS][3] -> [DMESG-WARN][4] ([i915#402]) +2 similar issues
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9761/fi-tgl-y/igt@gem_mmap_gtt@basic.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/fi-tgl-y/igt@gem_mmap_gtt@basic.html

* igt@i915_pm_rpm@module-reload:
- fi-kbl-7500u: [PASS][5] -> [DMESG-WARN][6] ([i915#2605])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9761/fi-kbl-7500u/igt@i915_pm_rpm@module-reload.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/fi-kbl-7500u/igt@i915_pm_rpm@module-reload.html

* igt@kms_chamelium@dp-crc-fast:
- fi-icl-u2: [PASS][7] -> [FAIL][8] ([i915#1161] / [i915#262])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9761/fi-icl-u2/igt@kms_chamelium@dp-crc-fast.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/fi-icl-u2/igt@kms_chamelium@dp-crc-fast.html

#### Possible fixes ####

* igt@prime_self_import@basic-with_two_bos:
- fi-tgl-y: [DMESG-WARN][9] ([i915#402]) -> [PASS][10] +1 similar issue
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9761/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html

[i915#1161]: https://gitlab.freedesktop.org/drm/intel/issues/1161
[i915#1888]: https://gitlab.freedesktop.org/drm/intel/issues/1888
[i915#2605]: https://gitlab.freedesktop.org/drm/intel/issues/2605
[i915#262]: https://gitlab.freedesktop.org/drm/intel/issues/262
[i915#402]: https://gitlab.freedesktop.org/drm/intel/issues/402

Participating hosts (44 -> 38)
------------------------------

Missing (6): fi-ilk-m540 fi-hsw-4200u fi-byt-j1900 fi-skl-guc fi-bsw-cyan fi-bdw-samus

Build changes
-------------

* Linux: CI_DRM_9761 -> Patchwork_19665

CI-20190529: 20190529
CI_DRM_9761: fc52fc2a7332bd301f802ca3a0444a8fb9fe4f7f @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6001: d0d6f5e14ef181c93e4b503b05d9c18fa480e09d @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_19665: 0d0699a630feae8c87f2e42f3528f136da1b9f7f @ git://anongit.freedesktop.org/gfx-ci/linux

== Linux commits ==

0d0699a630fe drm/i915/edp: enable eDP MSO during link training
9c308043182f drm/i915/edp: modify fixed and downclock modes for MSO
cd771f8260ba drm/i915/mso: add splitter state check
2301619c19c5 drm/i915/mso: add splitter state readout for platforms that support it
3bcb25a97d79 drm/i915/reg: add stream splitter configuration definitions
bc496e99316f drm/i915/edp: read sink MSO configuration for eDP 1.4+
091e39294413 drm/i915/edp: always add fixed mode to probed modes in ->get_modes()
dbf512a91559 drm/i915/edp: reject modes with dimensions other than fixed mode
f8c60f212290 drm/dp: add MSO related DPCD registers

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19665/index.html

[-- Attachment #1.2: Type: text/html, Size: 4740 bytes --]

[-- Attachment #2: Type: text/plain, Size: 160 bytes --]