From mboxrd@z Thu Jan  1 00:00:00 1970
From: Michel Thierry <michel.thierry@intel.com>
Subject: Re: [PATCH] drm/i915: Move LRC register offsets to a
 header file
Date: Mon, 22 Jan 2018 12:26:35 -0800
Message-ID: <24f68542-9cd4-c7ed-3ecc-4107b4e1aedd@intel.com>
References: <20180122200632.22458-1-michel.thierry@intel.com>
 <151665205674.21091.14995344395344242567@mail.alporthouse.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"; Format="flowed"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga07.intel.com (mga07.intel.com [134.134.136.100])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 5D4226E2C4
 for <intel-gfx@lists.freedesktop.org>; Mon, 22 Jan 2018 20:26:36 +0000 (UTC)
In-Reply-To: <151665205674.21091.14995344395344242567@mail.alporthouse.com>
Content-Language: en-US
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

T24gMS8yMi8yMDE4IDEyOjE0IFBNLCBDaHJpcyBXaWxzb24gd3JvdGU6Cj4gUXVvdGluZyBNaWNo
ZWwgVGhpZXJyeSAoMjAxOC0wMS0yMiAyMDowNjozMikKPj4gTmV3ZXIgcGxhdGZvcm1zIG1heSBo
YXZlIHN1YnRsZSBvZmZzZXQgY2hhbmdlcywgd2hpY2ggd2lsbCBpbmNyZWFzZSB0aGUKPj4gbnVt
YmVyIG9mIGRlZmluZXMsIHNvIGl0IGlzIHByb2JhYmx5IGJldHRlciB0byBzdGFydCBtb3Zpbmcg
dGhlbSB0byBpdHMKPj4gb3duIGhlYWRlciBmaWxlLiBBbHNvIG1vdmUgdGhlIG1hY3JvcyB1c2Vk
IHdoaWxlIHNldHRpbmcgdGhlIHJlZyBzdGF0ZS4KPiAKPiBJIHdhcyBzY2FyZWQgdGhhdCB3ZSBt
aWdodCBiZSBzdGFydGluZyB0byBkdXBsaWNhdGUgdGhlIGxyYyBzZXR1cAo+IGNvZGUuIElmIHlv
dSBjYW4gc2VlIGEgcXVpY2sgd2F5IG9mIHNwbGl0dGluZyB0aGUgbHJjIHNldHVwIGZyb20KPiBl
eGVjbGlzdHMgc3VibWlzc2lvbiwgdGhhdCB3b3VsZCBhbHNvIGJlIGdvb2QuCj4gICAKCkF0IHRo
ZSB2ZXJ5IGxlYXN0LCB3ZSB3aWxsIG5lZWQgZGlmZmVyZW50IGltcGxlbWVudGF0aW9ucyBvZiAK
ZXhlY2xpc3RzX2luaXRfcmVnX3N0YXRlLgoKCj4+IFNpZ25lZC1vZmYtYnk6IE1pY2hlbCBUaGll
cnJ5IDxtaWNoZWwudGhpZXJyeUBpbnRlbC5jb20+Cj4+IENjOiBNaWNoYWwgV2FqZGVjemtvIDxt
aWNoYWwud2FqZGVjemtvQGludGVsLmNvbT4KPj4gQ2M6IEx1Y2FzIERlIE1hcmNoaSA8bHVjYXMu
ZGVtYXJjaGlAaW50ZWwuY29tPgo+PiAtLS0KPj4gICBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRl
bF9scmMuYyAgICAgICAgICAgICB8IDUwICstLS0tLS0tLS0tLS0tLS0tLQo+PiAgIGRyaXZlcnMv
Z3B1L2RybS9pOTE1L2ludGVsX2xyY19yZWdfb2Zmc2V0cy5oIHwgNzggKysrKysrKysrKysrKysr
KysrKysrKysrKysrKwo+PiAgIDIgZmlsZXMgY2hhbmdlZCwgNzkgaW5zZXJ0aW9ucygrKSwgNDkg
ZGVsZXRpb25zKC0pCj4+ICAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9pOTE1
L2ludGVsX2xyY19yZWdfb2Zmc2V0cy5oCj4+Cj4+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9k
cm0vaTkxNS9pbnRlbF9scmMuYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2xyYy5jCj4+
IGluZGV4IDUwNmJjMmJjMDRmOS4uYmM5Mjg3NjQ1YmYzIDEwMDY0NAo+PiAtLS0gYS9kcml2ZXJz
L2dwdS9kcm0vaTkxNS9pbnRlbF9scmMuYwo+PiArKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9p
bnRlbF9scmMuYwo+PiBAQCAtMTM3LDYgKzEzNyw3IEBACj4+ICAgI2luY2x1ZGUgPGRybS9pOTE1
X2RybS5oPgo+PiAgICNpbmNsdWRlICJpOTE1X2Rydi5oIgo+PiAgICNpbmNsdWRlICJpOTE1X2dl
bV9yZW5kZXJfc3RhdGUuaCIKPj4gKyNpbmNsdWRlICJpbnRlbF9scmNfcmVnX29mZnNldHMuaCIK
PiAKPiBKdXN0IGludGVsX2xyY19yZWcuaCB0byBiZSBjb25zaXN0ZW50IHdpdGggaTkxNV9yZWcu
aCBhbmQKPiBpbnRlbF9ndWNfcmVnLmgKPiAKPiBUaGUgbnVtYmVycyBsb29rIHRoZSBzYW1lLCBz
byB3aXRoIGEgbmV3IGZpbGVuYW1lLAo+IFJldmlld2VkLWJ5OiBDaHJpcyBXaWxzb24gPGNocmlz
QGNocmlzLXdpbHNvbi5jby51az4KClRoYW5rcywgSSdsbCByZXNlbmQgaXQgd2l0aCB0aGUgbmV3
IGZpbGVuYW1lLgoKPiAtQ2hyaXMKPiAKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX18KSW50ZWwtZ2Z4IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJl
ZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGlu
Zm8vaW50ZWwtZ2Z4Cg==